

Please type a plus sign (+) inside this box -



Approved for use through 09/30/2000 OMB 0951-0032  
Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for non-provisional applications under 37 CFR 1.53(b))

Attorney Docket No. 0756-2232

First Inventor or Application Identifier: Shunpei YAMAZAKI et al.

Title: LIQUID CRYSTAL PANEL AND LIQUID CRYSTAL PROJECTOR

Express Mail Label No.

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

## ADDRESS TO:

Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

- 1 ☒ Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original, and a duplicate for fee processing)
- 2 ☒ Specification Total Pages [68]  
(preferred arrangement set forth below)
  - Descriptive title of the invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the invention
  - Brief Summary of the invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
- 3 ☒ Drawing(s) (35 USC 113) Total Sheets [27]
- 4 ☒ Oath or Declaration Total Pages [5]
  - a ☒ Newly executed (original or copy)
  - b ☐ Copy from a prior application (37 CFR 1.83(d))  
(for continuation/divisional with Box 17 completed)  
(Note Box 5 below)
  - c ☐ **DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.83(d)(2) and 1.33(b)
- 5 ☐ Incorporation By Reference (useable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein

- 6 ☐ Microfiche Computer Program (Appendix)
- 7 Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
  - a ☐ Computer Readable Copy
  - b ☐ Paper Copy (identical to computer copy)
  - c ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

- 8 ☒ Assignment Papers (cover sheet & document(s))
- 9 ☐ 37 CFR 3.73(b) Statement [ ] Power of Attorney  
(when there is an assignee)
- 10 ☐ English Translation Document (if applicable)
- 11 ☒ Information Disclosure Statement [X] Copies of IDS  
(IDS)PTO-1449 Citations
- 12 ☐ Preliminary Amendment
- 13 ☐ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
- 14 ☐ "Small Entity" [ ] Statement filed in prior application,  
Status still prior and desired  
(PTO/SB/9-12)
- 15 ☒ Certified Copy of Japanese Priority Document  
No. 11-330956 Filed November 30, 1999
- 16 ☐ Other

\*A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon

- 17 **If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment**
- ☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. \_\_\_\_\_  
Prior application information: Examiner: \_\_\_\_\_ Group/Art Unit: \_\_\_\_\_

## 18. CORRESPONDENCE ADDRESS

☒ Customer Number or Bar Code Label

Customer No. 22204

or ☒ Correspondence address below

(insert Customer No. or Attach bar code label here)

Name Eric J. Robinson  
Firm NIXON PEARSON LLP  
Address 8180 Greensboro Drive, Suite 800  
City McLean State VA  
Country U.S.A. Telephone (703) 780-9110

Zip Code 22102  
FAX (703) 883-0370

Name: Eric J. Robinson

Registration No. 38,285

Signature

Date:


11/22/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

1c930 U.S. PTO  
09/717136  
11/22/00

11/22/00

1c930 U.S. PTO

FEE TRANSMITTAL		Complete If Known					
<i>Patent fees are subject to annual revision on October 1. These are the fees effective October 1, 1997. Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.</i>		Application Number					
		Filing Date		November <b>22</b> 2000			
		First Named Inventor		Shunpei YAMAZAKI et al.			
		Examiner Name					
		Group Art Unit					
TOTAL AMOUNT OF PAYMENT		\$2,838.00		Attorney Docket Number 0756-2232			
METHOD OF PAYMENT (check one)		FEE CALCULATION (continued)					
1 <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge indicated fees and credit any over payments to Deposit Account No. 19-2380. Deposit Account Name NIXON PEABODY LLP. <input type="checkbox"/> Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17. <input type="checkbox"/> Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance. 2 <input checked="" type="checkbox"/> Payment Enclosed. <input type="checkbox"/> Check <input type="checkbox"/> Money Order <input type="checkbox"/> Other		3 ADDITIONAL FEES					
		Large Entity		Small Entity			
		Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description	Fee Paid
		105	130	205	65	Surcharge-late filing fee or oath	
		127	50	227	25	Surcharge-late provisional filing fee or cover sheet	
		139	130	139	130	Non-English specification	
		147	2,520	147	2,520	For filing a request for reexamination	
		112	920*	112	920*	Requesting publication of SIR prior to Examiner action	
		113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action	
		115	110	215	55	Ext for reply within first month	
116	380	216	190	Ext for reply within second mth			
117	870	217	435	Ext for reply within third mth			
118	1,390	218	680	Ext for reply within fourth mth			
128	1,850	228	925	Ext for reply within fifth month			
119	300	219	150	Notice of Appeal			
120	300	220	150	Filing brief in support of appeal			
121	260	221	130	Request for Oral Hearing			
138	1,510	138	1,510	Petition to institute public use proceeding			
140	110	240	55	Petition to revive-unavoidable			
141	1,210	241	605	Petition to revive-unintentional			
142	1,210	242	605	Utility issue fee (or resissue)			
143	430	243	215	Design issue fee			
144	560	244	290	Plant issue fee			
122	130	122	130	Petitions to the Commissioner			
123	50	123	50	Petitions related to provisional applications			
126	240	126	240	Submission of IDS			
581	40	581	40	Recording each patent assignment per property (times number of properties)	\$40.00		
146	760	248	380	Filing a submission after final rejection (37 CFR 1.129(a))			
149	760	249	380	For each additional invention to be examined (37 CFR 1.129(b))			
149	760	249	380	Other _____			
SUBTOTAL (1)				\$710.00			
2 EXTRA CLAIM FEES		Extra Claims Fee from Below					
Paid		Total Claims 96 - 20** = 76 X \$18.00 = \$1,368.00					
Independent Claims 12 - 3** = 9 X \$80.00 = \$ 720.00		Multiple Dependent Claims \$270.00 = \$					
**for number previously paid, if greater, For Resissues, see below		Large Entity Small Entity					
Fee Code (\$)	Fee Code (\$)	Fee Code (\$)	Fee Code (\$)	Fee Description			
103	18	203	9	Claims in excess of 20			
102	80	202	40	Independent claims in excess of 3			
104	270	204	135	Multiple dependent claim			
109	80	209	40	**Resissue independent claims over original patent			
110	18	210	9	**Resissue claims in excess of 20 and over original patent			
SUBTOTAL (2)				\$2,088.00			
SUBMITTED BY		Complete (if applicable)					
Typed or Printed Name		Eric J. Robinson		Reg. Number	38,285		
Signature				Date	4/26/00		
				Deposit Account User ID	19-2380		

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231

# LIQUID CRYSTAL PANEL AND LIQUID CRYSTAL PROJECTOR

## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

The present invention relates to a liquid crystal panel and a liquid crystal projector using the liquid crystal panel.

### 2. Description of the Related Art

In recent years, a technique for fabricating a semiconductor device in which a semiconductor thin film is formed on an inexpensive glass substrate, such as a thin film transistor (TFT), has been rapidly developed. The reason is that demand for an active matrix type liquid crystal panel has risen.

The active matrix type liquid crystal panel (liquid crystal panel) is such that a thin film transistor (pixel TFT) is disposed for each of several tens to several million pixel portions disposed in matrix form and an electric charge going in and out of each pixel electrode is controlled by a switching function of the pixel TFT.

Besides, particularly, a projection type display device using a liquid crystal panel, a so-called projector has rapidly increased its market. This is because, as compared with a projector using a CRT, the liquid crystal projector has excellent color reproducibility, is small and lightweight, and has low power consumption.

The liquid crystal projector is classified into a three-plate type and a single plate type according to the number of liquid crystal panels to be used.

As compared with the three-plate type liquid crystal projector, since optical parts of the single plate type liquid crystal projector is 1/3 thereof, it is superior in the cost, size and the like. However, in the case where the same liquid crystal panel is used in the three-plate type and a conventional

single plate type, while three colors are overlapped with each other on one pixel in the three-plate type, the single plate type can merely use one pixel as a pixel of one color, so that the single plate type is inferior to the three-plate type in picture quality. Further, in the single plate type liquid crystal projector, an unnecessary component of white light from a light source is absorbed by a color filter so that an image of a desired color is obtained. Thus, only 1/3 of white light incident into the liquid crystal panel is transmitted, and usage efficiency of light is low.

For the purpose of improving the brightness of the single plate type liquid crystal projector, although a method of making the light source bright has been adopted, there have occurred problems of heat generation due to light absorption of a color filter and light resistance.

Then, for the purpose of overcoming the defects of the conventional single plate type liquid crystal projector, a three-plate type liquid crystal projector using three dichroic mirrors was devised.

Reference will be made to Fig. 14. Fig. 14 is a structural view of an optical system of the three-plate type liquid crystal projector. Reference numeral 1401 designates a light source made of a lamp and a reflector. White light having a spectrum of red, green and blue is emitted from the light source 1401. The light source 1401 is set so that the parallelism of the emitted white light becomes high. The reflector is used for effectively use the white light emitted from the lamp.

The white light emitted from the light source 1401 enters dichroic mirrors 1402 and 1403. These two dichroic mirrors 1402 and 1403 split the white light from the light source 1401 into lights of three primary colors (red, green, blue).

The dichroic mirror 1402 reflects only the light of a blue (B) wavelength region and allows other lights to be transmitted. The dichroic mirror 1403 reflects only the light of a red (R) wavelength region in the lights transmitted through the dichroic mirror 1402, and allows other lights to be transmitted. A total reflection mirror 1404 reflects the light of a green wavelength region transmitted

through the dichroic mirrors 1402 and 1403. By adopting such structure, the white light emitted from the light source 1401 can be split into the three primary colors.

The blue and green lights split by the dichroic mirror 1402 and the total reflection mirror 1404 are reflected by total reflection mirrors 1406 and 1405, and respectively enter liquid crystal panels 1407 and 1409. The red light split by the dichroic mirror 1403 enters a liquid crystal panel 1408. The transmitted lights of blue, red and green transmitted through the liquid crystal panels 1407, 1408 and 1409 are condensed by a dichroic prism 1410 and are projected on a screen by a projection lens 1411.

In recent years, the liquid crystal projector is required to become thin and lightweight, and at the same time, to achieve high fineness, high picture quality, and high brightness.

For the purpose of making the liquid crystal projector thin and lightweight, it becomes necessary to miniaturize a substrate size of the liquid crystal panel. In order to decrease the substrate size and not to degrade the picture quality, the area of a pixel portion must be inevitably reduced by reducing a pixel pitch.

Fig. 15 is a schematic view of a pixel of a liquid crystal panel. A wiring 12, a pixel TFT 15 including an active layer 13 and a gate electrode 14 as a part of the wiring 12, and a pixel electrode 16 are provided as shown in Fig. 15. A black matrix 17 covering a region which is not required to transmit visible light is provided over the wiring 12 and the pixel TFT 15. The black matrix (BM) indicates a film having a light shielding property and provided over a wiring, a pixel TFT, and the like which are not required to transmit visible light.

A pixel pitch L indicates a shorter one of distances between the wirings 12 opposite to each other through a pixel 11. In the case where the distances between the wirings 12 opposite to each other are such that the distance between the wirings in the row direction is equal to that in the column direction, the pixel pitch indicates a distance between the wirings in both.

It is difficult to reduce the thin film transistor (pixel TFT) for driving a liquid crystal and the wiring at the same scale as a reduction in the pixel pitch.

If the thin film transistor is made excessively small, the amount of flowing current is limited. Thus, if the pixel TFT is excessively small, it becomes difficult to cause a current necessary for driving the liquid crystal to flow. Besides, if the wiring is made excessively thin, the resistance of the wiring becomes large. For this reason, there is a limit in the reduction of the pixel TFT and the wiring.

Thus, if the pixel pitch is made small, the ratio of a portion covered with the BM, such as the pixel TFT and the wiring, to the pixel becomes large, and an opening ratio is lowered.

When the opening ratio is lowered, the brightness of an image is lowered unless the brightness of a light source is raised. However, if the brightness of the light source is raised, consumed electric power becomes large, which is not preferable.

Then, in order to raise the brightness of the image without raising the brightness of the light source, it is conceivable that a microlens array is formed at the side of the liquid crystal panel where light enters.

The microlens array shown here includes a plurality of microlenses on one-on-one basis with respect to the respective pixels. By the microlens array, the light originally blocked off by the black matrix is condensed to the part of the pixel portion through which the visible light is transmitted. Thus, the usage efficiency of light can be raised, so that the brightness of the image can be raised without raising the brightness of the light source.

Fig. 16 is a sectional view of a liquid crystal panel including a microlens array. A TFT substrate 21, a pixel TFT 23, a pixel electrode 22, an orientation film 31, a liquid crystal 24, a counter electrode 25, a BM 26, and a counter substrate 28 are provided as shown in the drawing.

A microlens array 27 including a plurality of microlenses 30 is provided at a side opposite

to the TFT substrate 21 across the counter substrate 28. Although the microlens array 27 is provided as if it is in contact with the counter substrate 28 in Fig. 16, it may be provided apart from the counter substrate 28.

One microlens 30 is provided so as to correspond to one pixel, and the size of the microlens 30 is determined by the pixel pitch.

The light incoming from the side of the counter substrate 28 is condensed by the microlens 30 and enters an opening portion 29 of a pixel.

Fig. 17 is a sectional view of the microlens 30. The light incoming from a spherical surface of the microlens 30 is refracted and passes through a focal point O. A distance between a principal point O' of the microlens and the focal point O is a focal distance f. In the microlens shown in the drawing, although the principal point is an apex of the sphere of the microlens, the position of the principal point becomes different according to the shape of the microlens.

When the microlens 30 is regarded as a part of a sphere, the center of the sphere is made a center C, and its radius is made a radius of curvature r.

Since a diameter D of the microlens is determined by a pixel pitch of a corresponding pixel, when the area of the pixel portion of the liquid crystal panel is reduced, it is necessary that the diameter D of the microlens is also reduced.

In order to decrease the diameter D of the microlens, there are a method of decreasing the diameter while similar figures are kept without changing the radius of curvature r, and a method of decreasing the radius of curvature r.

The former is not easy in design and manufacture, and it is difficult to increase the number (integration) of microlenses per unit area of the microlens array.

An F value of a lens is a value obtained by dividing a focal distance by a diameter. Lenses having the same radius of curvature have the same focal distance. Thus, if the diameter D is made

small while similar figures are kept without changing the radius of curvature  $r$ , the  $F$  value becomes large, and the amount of light per unit area reaching an image plane becomes small, which is not preferable.

The latter method of decreasing the diameter  $D$  by decreasing the radius of curvature  $r$  is relatively easy in design and manufacture as compared with the former method. However, if the radius of curvature  $r$  is made small, the focal depth becomes shallow, and it becomes difficult to effectively condense light to the opening portion of the pixel. The reason will be described below in detail.

The focal depth is a movement distance of an imaging plane in which required resolution is satisfied when the imaging plane moves in an optical axis direction. The focal depth  $T$  is obtained by the following expression 1 from the required resolution  $S$  and the  $F$  value.

$$\text{[Expression 1]} \quad T = 2 \times S \times F$$

In this case, the required resolution  $S$  is in proportion to the size of the opening portion of the pixel, and when the opening portion is large, that is, the pixel pitch is large, the required resolution  $S$  becomes large. On the contrary, when the opening portion is small, that is, the pixel pitch is small, the required resolution  $S$  becomes small.

The  $F$  value is obtained by the following expression 2 from the focal distance  $f$  and the diameter  $D$  of the microlens.

$$\text{[Expression 2]} \quad F = f/D$$

The diameter  $D$  of the microlens is in proportion to the pixel pitch, and like the required resolution  $S$ , when the pixel pitch is large, the diameter  $D$  becomes large, and when the pixel pitch is small, the diameter  $D$  also becomes small.

The focal distance  $f$  is obtained by the following expression 3 from the radius of curvature  $r$  of the microlens, and a constant  $n$  determined by the refractivity of the microlens and the refractivity



of a medium.

[Expression 3]  $f = nr$

When the focal depth T is obtained from the expressions 1 to 3, the following expression 4 is derived.

[Expression 4]  $T = (2n \times r) \cdot S/D$

Here, the required resolution S and the diameter D are values determined by the pixel pitch and the size of the opening portion, and have the same first-order parameter. Thus, from the expression 4, it is understood that the focal depth T is determined by the radius of curvature r. When the radius of curvature r of the microlens array is made large, the focal depth T also becomes deep. On the contrary, when the radius of curvature r is made small, the focal depth T also becomes shallow.

The upper surfaces of the TFT substrate and the counter substrate are not completely flat. Thus, in the case where a cell gap is irregular over the whole substrate, even if there is no problem when the diameter D of the microlens is large, there has been a problem that uneven brightness of an image is seen when the diameter D is made small. Then, it is required to make the cell gap more uniform.

Besides, since the microlenses are formed on one surface of a microlens array substrate, the microlens array substrate is not flat, but a warp is produced. In the case where the microlens array is bonded to the counter substrate through an adhesive such as an ultraviolet ray curing resin, because of unevenness in a hardening time of the adhesive, contraction of the ultraviolet ray curing resin at the time of hardening, and hardening of the ultraviolet ray curing resin in the state where an applied pressure at the time of bonding remains, a warp is produced in the counter substrate after the bonding. Further, in the case where thermal expansion coefficients of the microlens array substrate and the counter substrate are different from each other, a warp of the substrate due to a temperature change

is produced. Besides, in the case where a thin substrate is used from the viewpoint of achievement of light weight and low cost, since the substrate lacks rigidity, the warp of the substrate is produced. As a result, there has been a problem that the cell gap becomes irregular and uneven color is produced. Then, it is required to make the cell gap more uniform.

In the case where spherical spacers are provided between the TFT substrate and the counter substrate, it is possible to remove a difference (error) in the cell gap due to places on the substrate to a certain degree. However, in future, since it is necessary to fabricate a liquid crystal panel with a pixel pitch of  $40\text{ }\mu\text{m}$  or less, preferably  $30\text{ }\mu\text{m}$  or less, when the pixel pitch becomes small, even the spherical spacer of several  $\mu\text{m}$  results in deterioration of display quality when it exists at an opening portion of a pixel.

Fig. 18 is a schematic view of a pixel using a spherical spacer. A wiring 42, a pixel TFT 45 including an active layer 43 and a gate electrode 44 as a part of the wiring 42, and a pixel electrode 46 are provided as shown in the drawing. A BM 47 is provided over the wiring 42 and the pixel TFT 45 to cover a region which is not required to transmit visible light.

When a spherical spacer 49 is positioned on the pixel electrode 46 of an opening portion 48, since the orientation of a liquid crystal material is disturbed in the vicinity of the spherical spacer 49, there is a case where a disturbance (disclination) of an image display is observed.

Similarly, even in the case where the spherical spacer 49 is provided on the wiring 42, when the spherical spacer 49 is close to the opening portion, there is a case where the disclination 50 is observed.

Besides, the upper surfaces of the TFT substrate and the counter substrate themselves are not completely flat. Thus, even if the spherical spacers are scattered on the upper surface of the TFT substrate, the cell gap becomes different according to the places on the substrate, and it is impossible to realize a uniform cell gap over the whole substrate. As a result, a deformation is produced in the

counter substrate. In a liquid crystal panel in which the difference of the cell gap due to the places on the substrate is produced or the deformation is produced in the counter substrate, there appear such defects that uneven display occurs or interference fringes occur on the upper surface of the counter substrate.

Further, in the conventional spherical spacers, when a liquid crystal material is injected, the spherical spacers themselves flow by the flow of the liquid crystal material, and consequently, uniform spacer scattering density can not be obtained, and the spacers can cause the difference in the cell gap due to the places on the substrate.

A generally manufactured or experimentally manufactured liquid crystal panel secures a cell gap of about 4 to 6  $\mu\text{m}$  irrespective of a pixel pitch. Besides, in a liquid crystal panel using a ferroelectric liquid crystal which has attracted attention recently, a small cell gap is required from its characteristics.

However, it is generally difficult to fabricate a cell having a small and uniform cell gap by using the conventional spherical spacer.

As described above, in the case where the cell gap is controlled by using the conventional spherical spacer, there is a problem that it is difficult to obtain an excellent display due to various factors.

#### SUMMARY OF THE INVENTION

In view of the foregoing problems, an object of the present invention is to provide a liquid crystal projector which is made thin and lightweight, and at the same time, which is made to have high fineness, high picture quality, and high brightness. Another object of the present invention is to provide a liquid crystal projector in which the brightness of an image is raised without raising the brightness of a light source, and deterioration of display quality due to uneven display, uneven brightness or the like is suppressed.

According to the present invention, a three-plate type liquid crystal projector includes three liquid crystal panels each including a TFT substrate having a pixel portion, a counter substrate having a counter electrode, and a liquid crystal and a gap holding member which are provided between the substrates, and a microlens array provided at a side of the liquid crystal panel where light enters, that is, at a side of the counter substrate. Particularly, the present invention relates to a small liquid crystal panel with a substrate sizing diagonally 1 inch or less.

The gap holding member is formed by etching an insulating film formed on the TFT substrate or the counter substrate. Thus, contrary to a spherical spacer, it is possible to dispose the spacer at a desired position. A cell gap can be controlled more uniformly than a case where the spherical spacer is used.

The shape of the gap holding member is different from that of the conventional spherical spacer, and is a column shape with a bottom of a circle, an ellipse, or a polygon, or with a taper-shaped side. Besides, the shape is such as is obtained by cutting off a part of a sphere.

The gap holding member is formed over a contact portion between a pixel electrode of a pixel and a wiring (drain wiring) connected to a drain region of a pixel TFT. The contact portion between the pixel electrode and the drain wiring is not positioned at an opening portion of the pixel, in other words, a region which is used for actual display and through which visible light is transmitted. Since the contact portion is distant from the region (opening portion) through which the visible light is transmitted to such a degree that the orientation of a liquid crystal material is not disturbed, a disturbance (disclination) of an image display is not easily produced.

A plurality of microlenses included in the microlens array are provided on one-on-one basis with respect to a plurality of pixels included in the pixel portion.

Since the two substrates of the liquid crystal panel can be uniformly controlled by the gap holding member to have the cell gap of a desired value, even if a focal depth becomes shallow as the

microlens array becomes minute, it becomes possible to suppress the deterioration of display quality due to uneven display, uneven brightness or the like of the liquid crystal projector, such as disclination or interference fringes.

Besides, according to the structure of the present invention, the brightness of an image can be raised without raising the brightness of a light source, and the liquid crystal projector is made thin and lightweight, and at the same time, it becomes possible to realize high fineness, high quality, and high brightness.

The present invention is effective especially in a small liquid crystal panel with a substrate sizing diagonally 1 inch or less.

According to the present invention, there is provided a liquid crystal panel comprising:

a first substrate;

a second substrate;

a liquid crystal provided between the first substrate and the second substrate;

a plurality of gap holding members provided between the first substrate and the second substrate; and

a microlens array including a plurality of microlenses, characterized in that

the microlens array is provided in the first substrate at a side opposite to the second substrate.

According to the present invention, there is provided a liquid crystal panel comprising:

a first substrate including a plurality of pixel electrodes;

a second substrate including a counter electrode;

a liquid crystal;

a plurality of gap holding members; and

a microlens array including a plurality of microlenses, characterized in that:

the first substrate faces the second substrate through the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members; and

the microlens array is provided in the first substrate at a side opposite to the second substrate.

According to the present invention, there is provided a liquid crystal panel comprising:

a first substrate including a plurality of pixel electrodes;

a second substrate including a counter electrode;

a liquid crystal;

a plurality of gap holding members; and

a microlens array including a plurality of microlenses, characterized in that:

the first substrate faces the second substrate through the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members; and

the microlens array is provided in the second substrate at a side opposite to the first substrate.

According to the present invention, there is provided a liquid crystal panel comprising:

a first substrate including a plurality of pixel electrodes;

a second substrate including a counter electrode;

a liquid crystal;

a plurality of gap holding members; and

a microlens array including a plurality of microlenses, characterized in that:

the first substrate faces the second substrate through the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members; and

the microlens array is provided on a surface of the second substrate, the surface being opposite to a surface that faces the first substrate.

According to the present invention, there is provided a liquid crystal panel comprising:

- a first substrate including a plurality of pixel electrodes;
- a second substrate including a counter electrode;
- a liquid crystal;
- a plurality of gap holding members; and
- a microlens array including a plurality of microlenses, characterized in that:

the first substrate faces the second substrate through the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members; and

the microlens array is provided on a surface of the first substrate, the surface being opposite to a surface that faces the second substrate.

According to the present invention, there is provided a liquid crystal panel comprising:

- a first substrate including a plurality of thin film transistors and a plurality of pixel electrodes;
- a second substrate including a counter electrode;
- a liquid crystal;
- a plurality of gap holding members; and
- a microlens array including a plurality of microlenses, characterized in that:

the first substrate faces the second substrate through the plurality of thin film transistors, the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members; and

the microlens array is provided in the first substrate at a side opposite to the second substrate.

According to the present invention, there is provided a liquid crystal panel comprising:

- a first substrate including a plurality of thin film transistors and a plurality of pixel

electrodes;

a second substrate including a counter electrode;

a liquid crystal;

a plurality of gap holding members; and

a microlens array including a plurality of microlenses, characterized in that:

the first substrate faces the second substrate through the plurality of thin film transistors, the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members; and

the microlens array is provided in the second substrate at a side opposite to the first substrate.

According to the present invention, there is provided a liquid crystal panel comprising:

a first substrate including a plurality of thin film transistors and a plurality of pixel electrodes;

a second substrate including a counter electrode;

a liquid crystal;

a plurality of gap holding members; and

a microlens array including a plurality of microlenses, characterized in that:

the plurality of thin film transistors control potentials applied to the plurality of pixel electrodes;

the first substrate faces the second substrate through the plurality of thin film transistors, the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members;

the microlens array is provided on a surface of the second substrate, the surface being opposite to a surface that faces the first substrate; and



the plurality of microlenses are provided on one-on-one basis with respect to the plurality of pixels.

According to the present invention, there is provided a liquid crystal panel comprising:

a first substrate including a plurality of thin film transistors and a plurality of pixel electrodes;

a second substrate including a counter electrode;

a liquid crystal;

a plurality of gap holding members; and

a microlens array including a plurality of microlenses, characterized in that:

the plurality of thin film transistors control potentials applied to the plurality of pixel electrodes;

the first substrate faces the second substrate through the plurality of thin film transistors, the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members;

the microlens array is provided on a surface of the first substrate, the surface being opposite to a surface that faces the second substrate; and

the plurality of microlenses are provided on one-on-one basis with respect to the plurality of pixels.

According to the present invention, there is provided a liquid crystal projector comprising:

a white light source;

splitting means for splitting white light emitted from the white light source into a plurality of lights having different colors;

a plurality of liquid crystal panels respectively corresponding to the plurality of lights;

first optical means for irradiating the plurality of lights to the plurality of corresponding liquid

crystal panels; and

second optical means for condensing a plurality of transmitted lights transmitted through the plurality of liquid crystal panels, characterized in that:

at least one of the plurality of liquid crystal panels includes a first substrate and a second substrate;

the plurality of lights are irradiated from a side of the second substrate to the liquid crystal panel;

a plurality of gap holding members are provided between the first substrate and the second substrate; and

a microlens array is provided at a side of the second substrate where the plurality of lights are irradiated.

According to the present invention, there is provided a liquid crystal projector comprising:

a white light source;

splitting means for splitting white light emitted from the white light source into a plurality of lights having different colors;

a plurality of liquid crystal panels respectively corresponding to the plurality of lights;

first optical means for irradiating the plurality of lights to the plurality of corresponding liquid crystal panels; and

second optical means for condensing a plurality of transmitted lights transmitted through the plurality of liquid crystal panels, characterized in that:

at least one of the plurality of liquid crystal panels includes a first substrate and a second substrate;

the plurality of lights are irradiated from a side of the second substrate to the liquid crystal panel;

a plurality of pixels are provided on the first substrate;

each of the plurality of pixels includes a pixel electrode and a thin film transistor connected to the pixel electrode;

a plurality of gap holding members are provided between the first substrate and the second substrate;

a microlens array is provided at a side of the second substrate where the plurality of lights are irradiated; and

a plurality of microlenses included in the microlens array are provided on one-on-one basis with respect to the plurality of pixels.

According to the present invention, there is provided a liquid crystal projector comprising:

a white light source;

splitting means for splitting white light emitted from the white light source into a plurality of lights having different colors;

a plurality of liquid crystal panels respectively corresponding to the plurality of lights;

first optical means for irradiating the plurality of lights to the plurality of corresponding liquid crystal panels; and

second optical means for condensing a plurality of transmitted lights transmitted through the plurality of liquid crystal panels, characterized in that:

at least one of the plurality of liquid crystal panels includes a first substrate and a second substrate;

the plurality of lights are irradiated from a side of the second substrate to the liquid crystal panel;

a pixel portion including a plurality of pixels is provided on the first substrate;

each of the plurality of pixels includes a pixel electrode and a thin film transistor connected

to the pixel electrode;

a plurality of gap holding members are provided between the pixel portion and the second substrate;

a microlens array is provided at a side of the second substrate where the plurality of lights are irradiated; and

a plurality of microlenses included in the microlens array are provided on one-on-one basis with respect to the plurality of pixels.

The present invention may be characterized in that each of the plurality of thin film transistors includes a semiconductor film including a source region, a drain region and a channel formation region,

the source regions or the drain regions of the respective thin film transistors are connected to the plurality of pixel electrodes at the contact portions, and

the plurality of gap holding members are provided over the contact portions.

The present invention may be characterized in that the plurality of gap holding members have respectively a circular column shape.

The present invention may be characterized in that the plurality of gap holding members have respectively an elliptical column shape.

The present invention may be characterized in that the plurality of gap holding members have respectively a polygonal column shape.

The present invention may be characterized in that the sides of the plurality of gap holding members are respectively taper-shaped.

The present invention may be characterized in that the plurality of gap holding members respectively include a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

The present invention may be characterized in that the plurality of gap holding members respectively include a material selected from the group consisting of an ultraviolet ray curing resin and a thermosetting resin.

The present invention may be characterized in that the liquid crystal panel sizes diagonally 1 inch or less.

The present invention may be characterized in that the plurality of gap holding members are provided at regions outside of effective light flux condensed regions of the microlenses, that is, regions where illumination becomes 1/10 or less of the peak illumination of condensed light of the microlens.

The present invention may be characterized in that the plurality of gap holding members are provided at regions outside of effective light flux condensed regions of the microlenses, that is, regions where illumination becomes 1/20 or less of the peak illumination of condensed light of the microlens.

#### BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings:

Figs. 1A and 1B are schematic views of a TFT substrate of the present invention;

Fig. 2 is a schematic view of a pixel of the present invention;

Fig. 3 is an enlarged view of a pixel portion of the present invention;

Fig. 4 is an enlarged view of a pixel portion of the present invention;

Fig. 5 is a view of a microlens array used in the present invention;

Figs. 6A and 6B are views of a microlens array used in the present invention;

Fig. 7 is a perspective view of a section of a liquid crystal panel of the present invention;

Figs. 8A to 8D are views of a three-plate type liquid crystal projector including a liquid crystal panel of the present invention;

Figs. 9A to 9D are views of a fabricating process of gap holding members;

Fig. 10 is a view of a three-plate type liquid crystal projector including a liquid crystal panel of the present invention;

Figs. 11A and 11B are top views of TFT substrates of the present invention;

Fig. 12 is a top view of a TFT substrate of the present invention;

Fig. 13 is a block diagram of a TFT substrate;

Fig. 14 is a view of a three-plate type liquid crystal projector using a conventional liquid crystal panel;

Fig. 15 is an enlarged view of a pixel of a liquid crystal panel;

Fig. 16 is a sectional view of a liquid crystal panel including a microlens array;

Fig. 17 is a sectional view of a microlens;

Fig. 18 is a view for explaining disclination in a pixel;

Figs. 19A to 19D are views of a fabricating process of a TFT;

Figs. 20A to 20D are views of the fabricating process of the TFT;

Figs. 21A to 21D are views of the fabricating process of the TFT;

Figs. 22A to 22D are views of the fabricating process of the TFT;

Figs. 23A to 23C are views of the fabricating process of the TFT;

Figs. 24A to 24C are views of the fabricating process of the TFT;

Figs. 25A to 25C are views of the fabricating process of the TFT;

Fig. 26 is an enlarged view of a pixel portion; and

Fig. 27 is a view showing condensing characteristics of a microlens.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

First, an embodiment mode of the present invention will be described with reference to Figs.

1A to 8.

Figs. 1A and 1B are schematic views of a TFT substrate of a liquid crystal panel included in a liquid crystal projector of the present invention. Fig. 1B is an enlarged view showing a part of the TFT substrate shown in Fig. 1A.

A source signal line driving circuit 103, a gate signal line driving circuit 104, and a pixel portion 102 are provided on a TFT substrate 101 as shown in the drawing. A seal member 105 is provided at the periphery of the TFT substrate 101, and a liquid crystal is injected through a liquid crystal injection port 106. Gap holding members 107 are provided on the pixel portion 102.

In this embodiment mode, although the gap holding members are provided only on the pixel portion, a position where the gap holding members are disposed is not limited to only the pixel portion.

Fig. 2 is an enlarged view of a pixel in which the gap holding member is provided. A pixel electrode 108 is provided in a pixel 113. A black matrix 111 is provided on a wiring and a pixel TFT (both are not shown). The gap holding member 107 is provided over a contact portion 110 where the pixel electrode 108 is connected to a drain wiring 109 provided under the pixel electrode 108.

The contact portion 110 between the pixel electrode 108 and the drain wiring 109 is not positioned at an opening portion 112 of the pixel 113, in other words, a region which is used for an actual display and through which visible light is transmitted.

The opening portion 112 is a region through which the visible light is transmitted, and indicates a part of a region surrounded by the black matrix 111, which does not include a region where an obstacle to the visible light, such as the drain wiring 109, is provided.

Since the gap holding member 107 is distant from the region (opening portion 112) through which the visible light is transmitted to such a degree that the orientation of the liquid crystal material is not disturbed, a disturbance (disclination) of an image display is not easily produced.

In the case of Fig. 2, the mechanical strength of the liquid crystal panel is raised in structure,

and even if a thin gap holding member is used, a deficiency is not easily produced by rubbing.

The arrangement of gap holding members in the pixel portion will be described with reference to Figs. 3 and 4.

In Fig. 3, a gap holding member 307 is denoted by a black circle, and a contact portion 310 where the gap holding member is not formed is denoted by a white circle. A direction in which a source signal line is provided is defined as an X direction, and a direction in which a gate signal line is provided is defined as a Y direction. For the purpose of forming a triangle resembling a regular triangle as far as possible by the gap holding members positioned nearest to one another, the gap holding member 307 is provided every sixth pixel provided in the Y direction. Besides, the gap holding member 307 is provided every second pixel provided in the X direction.

By making such an arrangement, the gap holding members can be scattered at a constant period in the pixel portion. Thus, the cell gap can be made more uniform.

An arrangement of the gap holding members, different from Fig. 3, will be described with reference to Fig. 4.

In Fig. 4, similarly to Fig. 3, a gap holding member 407 is indicated by a black circle, and a contact region 410 of a pixel where the gap holding member 407 is not formed is indicated by a white circle. A direction in which a source signal line is provided is defined as an X direction, and a direction in which a gate signal line is provided is defined as a Y direction. The gap holding member 407 is provided every third pixel provided in the Y direction. Besides, the gap holding member 407 is provided every third pixel provided in the X direction.

By making such arrangement, the gap holding members are scattered at a constant period in the pixel portion. Thus, the cell gap can be made uniform.

Incidentally, in this embodiment mode, although the two ways of arranging the gap holding members have been described, the present invention is not limited to this mode. In the present



invention, the formation positions of the gap holding members and the number thereof may be determined so that the cell gap can be held and the display is not prevented.

A microlens array used in the present invention will be described with reference to Fig. 5 and Figs. 6A and 6B.

A microlens array 504 including a plurality of microlenses 503 is provided on a liquid crystal panel 502 as shown in Fig. 5. Pixels 501 are arranged in stripe form, and one of the microlenses 503 is provided to correspond to one of the pixels 501.

Each of the microlenses 503 has almost the same shape, and has a shape obtained by cutting off a part of a sphere.

The microlens array 504 is provided at a side of a counter substrate of a liquid crystal panel, and may be in close contact with the counter substrate or may be depart therefrom.

Another microlens array different from that of Fig. 5 will be described with reference to Figs. 6A and 6B.

Fig. 6A is a top view of a liquid crystal panel 602, and Fig. 6B is a perspective view of a microlens array 604 of Fig. 6A. The microlens array 604 includes a plurality of microlenses 603 each being hexagonal when viewed from a light incident side. The microlenses 603 are provided on one-on-one basis with respect to pixels 601 of delta arrangement included in the liquid crystal panel 602.

In the case where the microlenses 603 are respectively hexagonal, since a gap does not exist between the microlenses 603, as compared with round microlenses, it is possible to more effectively condense light to a pixel.

The shape of the microlens can be controlled by a manufacturing process. The foregoing microlens 603 can be manufactured by an ion exchange method (for example, Appl. Optics, 21(6) p. 1052 (1984), Electron Lett., 17 p. 452 (1981)), a method using photopolymerization polymer (for

example, Suzulki et al., "New Manufacturing Method of Plastic Microlens", the 24th micro-optics workshop), a method of forming a lens through surface tension by heating photoresist (for example, Zoran D. Popovic et al., Appl. Optics, 27 p. 1281 (1988)), an evaporation method (for example, Japanese Patent Application Laid-open No. Sho 61-64158), a mechanical working method, a method disclosed in Japanese Patent Application Laid-open No. Hei 3-248125, or the like.

Incidentally, the present invention is not limited to the microlens arrays shown in Fig. 5 and Figs. 6A and 6B. The present invention can use any microlens array as long as one microlens is provided for one pixel of a pixel portion.

Besides, in Fig. 5 and Figs. 6A and 6B, although the description has been made on the structure in which the microlens array is provided at the side of the counter substrate, the present invention is not limited to this structure. The microlens array may be provided at the side of the TFT substrate.

Fig. 7 is a perspective view showing an outline structure of a liquid crystal panel of this embodiment mode.

A TFT substrate 701, a pixel 702, an orientation film 703, a gap holding member 704, an orientation film 705 for a counter substrate, a counter electrode 706, a counter substrate 707, and a microlens array 708 including a plurality of microlenses 709 are provided as shown in the drawing. A polarizing plate is omitted. Although the orientation films are provided on both the TFT substrate and the counter substrate, such a structure that the orientation film is provided on either one of the substrates may be adopted. The liquid crystal panel shown in Fig. 7 includes a liquid crystal (not shown) in addition to the gap holding member 704 between the orientation film 703 and the orientation film 705 for the counter substrate.

Incidentally, in Fig. 7, although the structure in which the microlens array 708 is provided at the side of the counter substrate 707 is shown, the present invention is not limited to this structure.

The microlens array 708 may be provided at the side of the TFT substrate 701.

Figs. 8A, 8B, 8C and 8D show three-panel type liquid crystal projectors including the liquid crystal panel shown in Fig. 7.

Fig. 8A shows a front type projector, which is constituted of a light source optical system and liquid crystal panel 2601, and a screen 2602.

Fig. 8B shows a rear type projector, which is constituted of a main body 2701, a light source optical system and liquid crystal panel 2702, a mirror 2703, and a screen 2704.

Fig. 8C is a view showing an example of the structure of the light source optical system and liquid crystal panel 2601 or 2702 in Fig. 8A or 8B. The light source optical system and liquid crystal panel 2601 or 2702 is constituted of a light source optical system 2801, mirrors 2802 and 2804 to 2806, dichroic mirrors 2803, an optical system 2807, a liquid crystal panel 2808, a phase difference plate 2809, a projection optical system 2810, and a microlens array 2817. The projection optical system 2810 is constituted of a plurality of optical lenses provided with a projection lens.

The microlens array 2817 is provided at the side of each of the three liquid crystal panels 2808 where light enters.

An operator may suitably provide an optical lens, a film having a polarizing function, a film for adjusting a phase difference, an IR film, or the like in a light path indicated by an arrow in Fig. 8C.

Besides, Fig. 8D is a view showing an example of a structure of the light source optical system 2801 in Fig. 8C. In this mode, the light source optical system 2801 is constituted of a reflector 2811, a light source 2812, lens arrays 2813 and 2814, a polarizing conversion element 2815, and a condensing lens 2816. Incidentally, the light source optical system shown in Fig. 8D is an example, and the invention is not limited to this. For example, the operator may suitably provide an optical lens, a film having a polarizing function, a film for adjusting a phase difference, an IR film, or the

like in the light source optical system.

In the present invention, the liquid crystal and the gap holding members are provided between the TFT substrate including the pixel portion and the counter substrate including the counter electrode, and the microlens array is provided at the side of the liquid crystal panel where light enters, that is, the side of the counter substrate.

According to the foregoing structure, in the present invention, the spacer can be disposed at a desired position. The cell gap can be controlled more uniformly than the case where the spherical spacer is used.

It is preferable that the gap holding member is formed over the contact portion between the pixel electrode of the pixel and the wiring (drain wiring) connected to the drain region of the pixel TFT. The contact portion between the pixel electrode and the drain wiring is not positioned at the opening portion (region through which visible light is transmitted) of the pixel. Besides, since the contact portion is distant from the region through which the visible light is transmitted to such a degree that the orientation of the liquid crystal material is not disturbed, the disturbance (disclination) of the image display is not easily produced. Although it is preferable that the gap holding member is provided over the contact portion, the present invention is not limited to this. It is important that the gap holding member is provided at a position where the display image is not disturbed.

Since it becomes possible, by the gap holding members, to uniformly control two substrates of the liquid crystal panel to have the cell gap of a desired value, even if the focal depth becomes shallow by making the microlens array minute, it becomes possible to suppress the deterioration in the display quality of the liquid crystal projector due to uneven display or uneven brightness.

In the present invention, according to the above structure, it becomes possible to raise the brightness of an image without raising the brightness of a light source, and the liquid crystal projector can be made thin and lightweight, and at the same time, high fineness, high quality, and high

brightness can be achieved.

The present invention is effective especially in a small liquid crystal panel with a substrate sizing diagonally 1 inch or less.

Incidentally, the liquid crystal panel of the present invention can also be used for a goggle type display device (head mount display). In this case, it is necessary to form color filters in such a manner that pixels included in the pixel portion are respectively made to correspond to R, G and B.

Hereinafter, embodiments of the present invention will be described with reference to Figs. 9A to 13 and Figs. 19A to 27.

#### (Embodiment 1)

In this embodiment, a method of fabricating gap holding members on a TFT substrate will be described with reference to Figs. 9A to 9D.

Fig. 9A shows a state in which a pixel portion (not shown) has been formed on a TFT substrate 901, an orientation film 902 has been formed on the pixel portion, and a rubbing treatment has been carried out to the orientation film 902.

An insulating coating material which becomes gap holding members is applied onto the orientation film 902, so that an insulating coating 903 is formed. As the insulating coating material, a resin material having a specific gravity and thermal expansion coefficient close to a liquid crystal is preferable. For example, it is possible to use a resin material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin. Besides, it is possible to use an ultraviolet ray curing resin or thermosetting resin material which can be formed without exerting a large thermal influence on the substrate.

Application was made by a spin coating method under the condition of 900 rpm and 10 seconds. After the insulating coating 903 was formed, a heat treatment was carried out at 180°C for

60 minutes (Fig. 9B).

Next, the insulating coating 903 was patterned, and gap holding members 904 were formed. As a method of patterning the insulating coating 903, an etching method can be mentioned. As another patterning method, it is possible to use a method in which an insulating coating is formed with a photosensitive material, and patterning is made by exposure and development. Incidentally, the formation positions of the gap holding members 904 and the number thereof have only to be determined so that a cell gap can be held and a display is not prevented (Fig. 9C).

In this embodiment, the shape of the gap holding member was made cylindrical, the diameter of the cylinder was made  $4\ \mu\text{m}$ , and the height was made  $3.2\ \mu\text{m}$ . In this embodiment, the gap holding members 904 were disposed at random. The arrangement density of the gap holding members 904 may be made 30 to 160 pieces/ $\text{mm}^2$ . In this embodiment, the gap holding members 904 were disposed at 50 pieces/ $\text{mm}^2$ .

In this embodiment, although the shape of the gap holding member is made cylindrical, the shape of the gap holding member may be an elliptical shape, streamline shape, or polygonal shape such as a triangle or square. As long as the shape can control the cell gap between the TFT substrate 901 (first substrate) and a counter substrate 906 (second substrate), any shape may be adopted. Besides, in this embodiment, although all gap holding members have the same shape, gap holding members having plural kinds of shapes may be formed. Besides, in this embodiment, although the plurality of gap holding members are formed on the pixel portion in such a manner that the arrangement density becomes uniform, the gap holding members may be formed on the whole surface of the TFT substrate.

A seal member 907 is applied on the orientation film 902 so as to surround the periphery of the TFT substrate 901. Then, the counter substrate 906 including an orientation film 905 for a counter substrate and a counter electrode (not shown) is bonded to the TFT substrate 901.

Next, a liquid crystal as a display medium is injected through a liquid crystal injection port. Thus, such a state is obtained that a liquid crystal 908 is held between the TFT substrate 901 and the counter substrate 906. In this embodiment, since the shape of the gap holding member 904 is cylindrical, a flow resistance between the liquid crystal material and the surface of the gap holding member, which is generated at the time of injection of the liquid crystal material, is small. Thus, it was possible to inject the liquid crystal material uniformly over the whole surface of the substrate. Incidentally, it is preferable that the shape and the arrangement of the gap holding member 908 are such that this flow resistance becomes small.

Thereafter, a sealing agent (not shown) was applied onto the liquid crystal material injection port, and the sealing agent was hardened by irradiation of ultraviolet rays, so that the liquid crystal material was completely sealed in a cell.

#### (Embodiment 2)

In this embodiment, a three-plate type liquid crystal projector different from the liquid crystal projector discussed in the embodiment mode of the present invention will be described.

Reference will be made to Fig. 10. Fig. 10 is a structural view of an optical system of this three-plate type liquid crystal projector. Reference numeral 2401 designates a white light source made of a lamp and a reflector. White light having a spectrum of red, green and blue is emitted from the light source 2401. The light source 2401 is set so that the parallelism of the emitted white light becomes high. Besides, the reflector is used to effectively use the white light emitted from the lamp.

The white light emitted from the light source 2401 enter dichroic mirrors 2402 and 2403. These two dichroic mirrors 2402 and 2403 split the white light from the light source 2401 into lights (red, green, blue) of the three primary colors.

One of the lights of blue, red and green split by the dichroic mirrors 2402 and 2403 is

reflected by a total reflection mirror 2406 and is irradiated to, and the remaining two are directly irradiated to corresponding liquid crystal panels 2408, 2409 and 2410, respectively. The liquid crystal panels 2408, 2409 and 2410 include microlens arrays 2412, 2413 and 2414 at the side where light enters.

The blue, red and green lights transmitted through the liquid crystal panels 2408, 2409 and 2410 are condensed into one by dichroic mirrors 2404 and 2405, and the condensed light is projected on a screen by a projection lens 2411.

Since a dichroic prism may not be used in the above structure, the price of the liquid crystal projector can be reduced.

### (Embodiment 3)

In this embodiment, the arrangement of gap holding members different from that shown in Fig. 1 will be described.

Fig. 11A is a schematic view of a TFT substrate of a liquid crystal panel included in a liquid crystal projector of the present invention. A source signal line driving circuit 1103, a gate signal line driving circuit 1104, and a pixel portion 1102 are provided on a TFT substrate 1101 as shown in Fig. 11A. A seal member 1105 is provided at the periphery of the TFT substrate 1101, and a liquid crystal is injected through a liquid crystal injection port 1107. Gap holding members 1106 are provided on the whole surface of the TFT substrate 1101.

Since the gap holding member is an insulator, if the gap holding member is provided on a driving circuit including the source signal line driving circuit and the gate signal line driving circuit, a capacitance is formed and the operation of the driving circuit becomes slow.

However, in this case, as compared with the case where the gap holding members are formed only on the pixel portion 1102, the mechanical strength of the whole liquid crystal panel is increased, and the cell gap can be more uniformly held.



Fig. 11B is a schematic view of a TFT substrate of a liquid crystal panel included in a liquid crystal projector of the present invention. Gap holding members 1116 are provided in portions on a TFT substrate 1111 other than portions where a pixel portion 1112, a source signal line driving circuit 1113, and a gate signal line driving circuit 1114 are provided.

In this case, since the gap holding members are not provided on the pixel portion 1112, the precision in the positions of the gap holding members is not required unlike the case where the gap holding members are provided in the pixel portion, so that design and formation become easy.

Besides, since the gap holding members 1116 are not formed on the driving circuit including the source signal line driving circuit 1113 and the gate signal line driving circuit 1114, there does not occur such a state where a high speed operation of the driving circuit is prevented by formation of capacitance on the driving circuit.

Fig. 12 is a schematic view of a TFT substrate of a liquid crystal panel included in a liquid crystal projector of the present invention. Gap holding members 1206 are provided on a pixel portion 1202 on a TFT substrate 1201. A protective film 1205 is provided so as to cover a source signal line driving circuit 1203 and a gate signal line driving circuit 1204 and so as to surround the pixel portion 1202.

Since the gap holding member is an insulator, if the gap holding member is provided on a driving circuit including the source signal line driving circuit and the gate signal line driving circuit, a capacitance is formed and the operation of the driving circuit becomes slow.

However, the protective film 1205 serves also as a seal member, and it is possible to obtain an effect of raising the mechanical strength of the liquid crystal panel by covering the source signal line driving circuit 1203 and the gate signal line driving circuit 1204.

The protective film 1205 can also be formed at the same time as the gap holding members 1206. In this case, since it becomes unnecessary to newly form a seal member, the number of steps

can be reduced.

The present invention is not limited to this embodiment. The formation positions of the gap holding members 1206 and the number thereof have only to be determined so that the cell gap can be held and the display is not prevented.

(Embodiment 4)

In this embodiment, a method of driving a liquid crystal panel used in the present invention will be described.

Fig. 13 is a top view of an active matrix type liquid crystal panel of the present invention. In Fig. 13, reference numeral 1301 designates a TFT substrate. A driving circuit including a source signal line driving circuit 1303 and a gate signal line driving circuit 1304 includes circuit TFTs (not shown), and a pixel portion 1302 includes pixel TFTs (not shown) arranged in matrix form. As the TFT substrate 1301, a glass substrate or the like is used.

In the pixel portion 1302, source signal lines (not shown) connected to the source signal line driving circuit 1303 intersect with gate signal lines (not shown) connected to the gate signal line driving circuit 1304. Regions surrounded by the source signal lines and the gate signal lines are pixels (not shown).

An image signal sampled by a timing signal in the source signal line driving circuit 1303 is supplied to the source signal line. The image signal inputted to the source signal line is selected by the pixel TFT, and is written in a predetermined pixel electrode. The pixel TFT is operated by a selection signal inputted through the gate signal line from the gate signal line driving circuit 1304.

(Embodiment 5)

Here, a method of fabricating a pixel TFT of a pixel portion and a circuit TFT of a driving circuit (source signal line driving circuit, gate signal line driving circuit, etc.) provided in the periphery of the pixel portion on the same substrate will be described in detail in accordance with

steps. However, for simplification of explanation, a CMOS circuit and an n-channel TFT are shown in the figure.

In Fig. 19A, reference numeral 6001 designates a substrate having heat resistance, and a quartz substrate, a silicon substrate, a ceramic substrate, or a metal substrate (typically, a stainless substrate) may be used. In the case of using any substrate, an under film (preferably, an insulating film containing silicon as its main constituent) may be provided if necessary.

Next, a semiconductor film having a thickness of 20 to 150 nm (preferably 30 to 80 nm) and having an amorphous structure is formed by a well-known method such as a plasma CVD method or a sputtering method. In this embodiment, an amorphous silicon film was formed to a thickness of 53 nm by the plasma CVD method. The semiconductor film having the amorphous structure includes an amorphous semiconductor film and a microcrystalline semiconductor film, and a compound semiconductor film including an amorphous structure, such as an amorphous silicon germanium film, may be used. In the case where an under film is formed, since the under film and the amorphous silicon film can be formed by the same film formation method, both may be continuously formed. When the under film is not exposed to the atmospheric air after it is formed, it becomes possible to prevent pollution of its surface, and it is possible to reduce fluctuation in characteristics of TFTs to be fabricated and variation in threshold voltage.

Then, by using a well-known crystallization technique, a crystalline silicon film 6002 is formed from the amorphous silicon film. For example, a laser crystallizing method or a thermal crystallizing method (solid phase growth method) may be used. Here, in accordance with a technique disclosed in Japanese Patent Application Laid-open No. Hei 7-130652, the amorphous silicon film 6002 was formed by a crystallizing method using a catalytic element.

As the catalytic element for facilitating crystallization of the amorphous silicon film, a solution containing nickel (Ni) was applied by a spin coating method to form a Ni containing layer.

As the catalytic element, cobalt (Co), iron (Fe), palladium (Pd), platinum (Pt), copper (Cu), gold (Au), or the like can be used in addition to nickel.

Besides, as a step of adding the catalytic element, an ion implantation method using a resist mask or a plasma doping method can also be used. In this case, since it becomes easy to reduce the occupied area of an added region and to control the growth distance of a lateral growth region, the method becomes an effective technique when a minute circuit is constructed.

Besides, prior to the step of crystallization, although depending on the hydrogen content in the amorphous silicon film, it is desirable that a heat treatment at 400 to 500°C for about one hour is carried out to decrease the hydrogen content to 5 atom% or less, and then, crystallization is made. When the step of adding the catalytic element is ended, after dehydrogenation at 450°C for about one hour is carried out, the amorphous silicon film is crystallized by carrying out a heat treatment in an inert gas atmosphere, a hydrogen atmosphere or an oxygen atmosphere at a temperature of 500 to 700°C (typically 550 to 650°C) for 4 to 24 hours. In this embodiment, a heat treatment in a nitrogen atmosphere at 600°C for 12 hours was carried out so that the amorphous silicon film was crystallized.

When the amorphous silicon film was crystallized, since rearrangement of atoms occurred and densification was made, the thickness of the fabricated crystalline silicon film was decreased by about 1 to 15% from the original thickness (in this embodiment, 53 nm) of the amorphous silicon film (Fig. 19A).

Then, a protective oxide film 6003 made of a silicon oxide film and having a thickness of 130 nm was formed on the crystalline silicon film 6002. Then, for the purpose of forming a gettering region in the crystalline silicon film 6002, an opening portion 6004 is formed in the protective oxide film 6003 (Fig. 19B).

Then, a resist mask 6005 was formed to cover the opening portion 6004 and a portion of the

crystalline silicon film 6002 where a p-channel TFT was to be formed. Then, for the purpose of controlling a threshold voltage, a portion of the crystalline silicon film 6002 where an n-channel TFT was to be formed, was doped with boron (B) as an impurity to give a p type. The doping was carried out at an acceleration voltage of about 30 keV, and adjustment was made so that the concentration of boron (B) became about  $5 \times 10^{17}$  to  $5 \times 10^{18}$  atoms/cm<sup>3</sup>. In this embodiment, the concentration of boron (B) was made  $1 \times 10^{18}$  atoms/cm<sup>3</sup>. Addition of boron (B) may be carried out by an ion doping method, or boron can be added at the same time as the formation of the amorphous silicon film. According to the characteristics of the crystalline silicon film 6002, phosphorus (P) may be added instead of boron (B) in order to control the threshold voltage. Although the addition of boron (B) here is not always necessary, it is preferable to form a portion (channel doped portion) 6006 of the crystalline silicon film 6002 where boron (B) is added, in order to restrict the threshold voltage of the n-channel TFT in a predetermined range (Fig. 19C).

After the resist mask 6005 is removed, phosphorus is doped in order to remove nickel in the crystalline silicon film 6002. Then, phosphorus is doped in the crystalline silicon film 6002 from the opening portion 6004, so that a gettering region 6007 is formed. At this time, the acceleration voltage of doping and the thickness of the protective oxide film 6003 are optimized, so that phosphorus does not substantially penetrate the protective oxide film 6003.

The doping was adjusted so that the concentration of phosphorus became about  $1 \times 10^{20}$  to  $1 \times 10^{21}$  atoms/cm<sup>3</sup>. In this embodiment, the doping was carried out by using an ion doping apparatus so that the concentration of phosphorus (P) became  $5 \times 10^{20}$  atoms/cm<sup>3</sup>.

Incidentally, the acceleration voltage at the ion doping was made 10 keV. When the acceleration voltage is 10 keV, if the thickness of the protective oxide film 6003 is made 100 nm or more, phosphorus can hardly penetrate the film.

Thereafter, a heat annealing in a nitrogen atmosphere at 600°C for 1 to 12 hours (in this

embodiment, 12 hours) was carried out to make gettering of the nickel element. Nickel is attracted by phosphorus through heating. Although phosphorus atoms hardly move in the film at a temperature of 600°C, nickel atoms can move over a distance of about several hundred  $\mu\text{m}$  or more. From this, it is understood that phosphorus is one of most suitable elements for gettering of nickel (Fig. 19D).

Next, etching is carried out using the protective oxide film 6003 as a mask, so that the gettering region 6007 is removed (Fig. 20A).

After the protective oxide film 6003 was removed (Fig. 20B), an oxide film 6008a made of a silicon oxide film was formed over the substrate 6001 so as to cover the amorphous silicon film 6002. In this embodiment, the oxide film was formed to a thickness of 20 nm (Fig. 20C).

Next, the crystalline silicon film 6003 was subjected to ashing in an atmosphere of an oxidizing gas, so that the density of silicon in the crystalline silicon film 6003 was raised and the film was made dense. In this embodiment, thermal oxidation was made at 950°C in an oxygen atmosphere, so that the thickness of the crystalline silicon film 6003 was decreased by about 15 nm (Fig. 20D).

Then a post-heat treatment oxide film 6008b in which its thickness was increased by the thermal oxidation was removed (Fig. 21A), and patterning was made, so that semiconductor films 6010, 6011 and 6012 were formed (Fig. 21B).

Then a first gate insulating film 6013 was formed to cover the semiconductor films 6010, 6011 and 6012. Typically, it is appropriate that the first gate insulating film 6013 made of a silicon oxide film or a silicon nitride film is formed to a thickness of 5 to 200 nm (preferably 100 to 150 nm). In this embodiment, the thickness of the first gate insulating film 6013 made of a silicon oxide film or a film containing silicon oxide as its main ingredient was made 40 nm (Fig. 21C).

Next, a part of the first gate insulating film 6013 was etched by using a resist mask 6014, so

that a part of the semiconductor film 6012 was exposed. Then phosphorus was doped so that an impurity region (Cs region) 6015 which became a part of Cs was formed. Doping was carried out at an acceleration voltage of about 10 keV, and adjustment was made so that the concentration of phosphorus (P) became about  $1 \times 10^{19}$  to  $1 \times 10^{20}$  atoms/cm<sup>3</sup>. In this embodiment, the doping was carried out by using an ion doping apparatus so that the concentration of phosphorus (P) became  $5 \times 10^{19}$  atoms/cm<sup>3</sup> (Fig. 21D).

After the resist mask 6014 was removed, a second gate insulating film 6016 was formed. Typically, it is appropriate that the thickness of the second gate insulating film 6016 is made 5 to 200 nm (preferably 100 to 150 nm). In this embodiment, the second gate insulating film 6016 made of a silicon nitride film was formed to a thickness of 20 nm (Fig. 22A).

Then a first conductive film 6017 and a second conductive film 6018 were sequentially formed. In this embodiment, although a gate electrode is made to have a multi-layer structure, the gate electrode may be formed of a single layer.

The first conductive film 6017 is a crystalline silicon film containing an n-type impurity and is formed to a thickness of 150 nm by using a CVD method. The second conductive film 6018 is made of tungsten silicide and is formed to a thickness of 150 nm by sputtering (Fig. 22B). In this case, resistance becomes slightly higher than a case where a metal film is used. However, since the laminate structure of the metal silicide film and the silicon film has high heat resistance and also has a high resistance to oxidation, it is an effective structure. Incidentally, the first conductive film 6017 may be formed of tantalum nitride (TaN), tungsten nitride (WN), titanium nitride (TiN), molybdenum nitride (MoN), tungsten silicide, titanium silicide, or molybdenum silicide, and the second conductive film 6022 may be formed of an element selected from tantalum (Ta), titanium (Ti), molybdenum (Mo), and tungsten (W), an alloy containing the foregoing element as its main ingredient, or an alloy film (typically Mo-W alloy film, Mo-Ta alloy film) of a combination of the foregoing elements.

Next, the first conductive film 6017 and the second conductive film 6018 are patterned, so that a gate electrode 6020 of a p-channel TFT, gate electrodes 6021 and 6022 of n-channel TFTs, and a Cs electrode 6023 were formed (Fig. 22C).

Then the semiconductor films 6010, 6011 and 6012 were partially doped with an impurity to give an n-type using the gate electrodes 6020, 6021 and 6022, and the Cs electrode 6023 as masks, so that impurity regions 6024 to 6029 were formed. As the impurity to give the n type, phosphorus (P) or arsenic (As) may be used, and here, an ion doping method using phosphine ( $\text{PH}_3$ ) was applied to add phosphorus (P). The doping was carried out at an acceleration voltage of about 40 keV, and adjustment was made so that the concentration of phosphorus (P) became about  $5 \times 10^{17}$  to  $5 \times 10^{18}$  atoms/cm<sup>3</sup>. In this embodiment, the doping was carried out by using an ion doping apparatus so that the concentration of phosphorus (P) in the impurity regions 6024 to 6029 became  $1 \times 10^{18}$  atoms/cm<sup>3</sup>. In the present specification, the concentration of the impurity to give the n-type contained in the impurity regions 6024 to 6029 formed here is indicated by (n') (Fig. 22D).

Next, resist masks 6030, 6031 and 6032 were formed so as to cover the semiconductor film 6010 which became the p-channel TFT and part of the semiconductor films 6011 and 6012 which became the n-channel TFTs. Then, by using the resist masks 6030, 6031 and 6032, an impurity to give an n type is doped in parts of the semiconductor films 6011 and 6012, so that impurity regions 6033 to 6036 were formed.

The impurity regions 6033 to 6036 were formed by an ion doping method using phosphine ( $\text{PH}_3$ ), the doping was carried out at an acceleration voltage of about 40 keV, and adjustment was made so that the concentration of phosphorus (P) became  $5 \times 10^{19}$  to  $5 \times 10^{20}$  atoms/cm<sup>3</sup>. In this embodiment, adjustment was made so that the concentration of phosphorus (P) of the impurity regions 6033 to 6036 became  $1 \times 10^{20}$  atoms/cm<sup>3</sup>. In the present specification, the concentration of the impurity to give the n-type contained in the impurity regions 6033 to 6036 formed here is



indicated by ( $n^+$ ) (Fig. 23A).

The resist masks 6030 to 6032 were removed, and a portion which became the n-channel TFTs and a portion which became Cs were covered with a resist mask 6039. Then an impurity to give a p-type was doped in the semiconductor film 6010. In this embodiment, impurity regions 6037 and 6038 were formed by an ion doping method using diborane ( $B_2H_6$ ). The doping was carried out at an acceleration voltage of about 40 keV, and adjustment was made so that the concentration of boron (B) became about  $5 \times 10^{19}$  to  $5 \times 10^{20}$  atoms/cm<sup>3</sup>. In this embodiment, adjustment was made so that the concentration of boron (B) in the impurity regions 6037 and 6038 became  $1 \times 10^{20}$  atoms/cm<sup>3</sup>. In the present specification, the concentration of the impurity element to give the p-type contained in the impurity regions 6037 and 6038 formed here is indicated by ( $p^+$ ). Although phosphorus (P) or boron (B) added in the previous steps is contained in the impurity regions 6037 and 6038, since boron (B) is added at a concentration sufficiently high as compared with that, the conductivity of the p-type is secured, and any influence is not exerted on the characteristics of the TFT (Fig. 23B).

After the resist mask 6039 was removed, an insulating film 6040 was formed. The insulating film 6040 was made of a silicon nitride film and was formed to a thickness of 70 nm by a CVD method (Fig. 23C).

Next, heating is made in a nitrogen atmosphere at 850°C for 30 minutes, so that the impurities contained in the impurity regions are diffused in the semiconductor films 6010 to 6012 and extend to the lower portions of the gate electrodes 6020 to 6022. Impurity regions 6041 to 6046 positioned under the gate electrodes 6020 to 6022 are called Lov regions. Impurity regions 6047 to 6050 which are not positioned under the gate electrodes 6020 to 6022 and are in contact with impurity regions (source regions or drain regions) 6033 to 6036 are called Lof regions. The impurity regions 6033 to 6038, and 6041 to 6050 are activated by the heat treatment (Fig. 24A).

Next, a first interlayer insulating film 6052 made of silicon oxide or silicon nitride oxide is

formed to a thickness of 500 to 1500 nm. In this embodiment, silicon nitride oxide was used and the thickness was made 1000 nm. Thereafter, contact holes reaching the source regions or drain regions 6033 to 6038 are formed, and source wirings 6053, 6055 and 6057 and drain wirings 6054, 6056 and 6058 are formed. Incidentally, although not shown, in this embodiment, each of the source wirings and the drain wirings was made a laminate film of a four-layer structure in which a Ti film of 60 nm, a Ti film containing nitrogen and having a thickness of 40 nm, an aluminum film containing Si and having a thickness of 300 nm, and a Ti film of 100 nm were continuously formed by a sputtering method (Fig. 24B).

Next, a passivation film 6060 made of a silicon nitride film and having a thickness of 220 nm is formed on the first interlayer insulating film 6052 so as to cover the source wirings 6053, 6055 and 6057 and the drain wirings 6054, 6056 and 6058 (Fig. 24C). Then a second interlayer insulating film 6061 is formed so as to cover the passivation film 6060. This second interlayer insulating film 6061 is made of an acrylic film and has a thickness of 800 nm.

After the second interlayer insulating film 6061 made of the acrylic film is heated under the condition of 150°C for 0.3 hr, a light shielding film 6062 made of a Ti film or a film containing Ti as its main constituent and having a thickness of 100 nm is formed on the second interlayer insulating film 6061 (Fig. 25A).

Then a third interlayer insulating film 6063 is formed on the second interlayer insulating film 6061 so as to cover the light shielding film 6062. The third interlayer insulating film 6063 is made of an acrylic film, and the thickness is made 500 to 1000 nm. In this embodiment, the thickness of the third interlayer insulating film 6063 was made 800 nm (Fig. 25B).

A contact hole is formed in the third interlayer insulating film 6063, and thereafter, a pixel electrode 6064 is formed. In this embodiment, the thickness of the pixel electrode 6064 was made 2.8  $\mu\text{m}$ . The pixel electrode 6064 is electrically connected to the drain wiring 6058 through the

contact hole. As the pixel electrode 6064, a transparent conductive film may be used (Fig. 25C).

As described above, the semiconductor device of the present invention has various features in the driver circuit and the pixel matrix circuit, and by the synergistic effect of these, a bright and high fineness image can be obtained, and an electro-optical device having high operation performance and reliability can be obtained. Besides, a high performance electronic equipment incorporating such an electro-optical device as a part is obtained.

#### (Embodiment 6)

In this embodiment, cell gap accuracy of a liquid crystal panel will be described.

Four kinds of liquid crystal panels were formed as follow:

- 1) A liquid crystal panel in which gap holding members are formed on a TFT substrate by the method described in the embodiment 1 and a microlens array is provided at a counter substrate.
- 2) A liquid crystal panel in which gap holding members are formed on a TFT substrate by the method described in the embodiment 1 and a microlens array is not provided.
- 3) A liquid crystal panel in which spherical spacers are scattered on a TFT substrate instead of formation of gap holding members and a microlens array is provided at a counter substrate.
- 4) A liquid crystal panel in which spherical spacers are scattered on a TFT substrate instead of formation of gap holding members and a microlens array is not provided at a counter substrate.

Incidentally, in this embodiment, the height of the gap holding member was made  $3.2\ \mu\text{m}$ , the arrangement density was made  $50\ \text{pieces}/\text{mm}^2$ , the height of the spherical spacer was made  $3.2\ \mu\text{m}$ , and the arrangement density was made  $50\ \text{pieces}/\text{mm}^2$ .

On these four kinds of liquid crystal panels, cell gap accuracy, cell gap control methods against uneven color, and influence of presence of a microlens array are summarized in Table 1.

[Table 1]

cell gap control method	microlens array substrate	
	presence	absence
gap holding member	$3.2\ \mu\text{m} \pm 0.15\ \mu\text{m}$ , no uneven color	$3.2\ \mu\text{m} \pm 0.1\ \mu\text{m}$ , no uneven color
spherical spacer	$3.2\ \mu\text{m} \pm 0.35\ \mu\text{m}$ , uneven color exists	$3.2\ \mu\text{m} \pm 0.2\ \mu\text{m}$ , no uneven color

It is understood that in the case where the cell gap control method is the same, if the microlens array is included, the cell gap accuracy becomes low. This is because a warp is produced in a counter substrate by provision of a microlens array substrate, and this warp influences the cell gap. In the conventional method, in the case where there is no microlens array substrate, the uneven cell gap is  $\pm 0.2\ \mu\text{m}$ , and uneven color is not produced. On the other hand, in the case where the microlens array substrate is provided, the uneven cell gap becomes  $\pm 0.35\ \mu\text{m}$ , and uneven color is produced. Thus, in the case where the microlens array is provided, a cell gap control technique with higher accuracy becomes necessary.

It is understood that according to the present invention, even if the microlens array is provided, the cell gap accuracy is high, the influence of the warp of the substrate can be more effectively suppressed, and excellent display quality can be obtained.

(Embodiment 7)

In this embodiment, another example of the arrangement of gap holding members, different from that shown in Fig. 2, will be described.

In this embodiment, the gap holding member is provided at a position most distant from an optical axis (condensing center) of a microlens in the vicinity of the center of a pixel opening portion. Fig. 26 is an enlarged view of a pixel portion. In this embodiment, the size of a pixel is  $18\ \mu\text{m} \times 18\ \mu\text{m}$ , the thinnest width of a light shielding portion in an X direction is about  $3\ \mu\text{m}$ , and the thinnest width of a light shielding portion in a Y direction is about  $9\ \mu\text{m}$ .

Fig. 27 is a view showing light condensing characteristics of a microlens. The horizontal axis indicates a distance ( $\mu\text{m}$ ) from the optical axis of the microlens, and the vertical axis indicates light intensity (relative value) when light intensity at the condensing center is 100%.

In Fig. 27, a region where light intensity exceeds 10% is called an effective light flux condensing region. In Fig. 27, it is understood that in a region where light intensity becomes 10% or less, that is, in the outside of the effective light flux condensing region, as compared with the effective light flux condensing region closer to the condensing center, the light intensity is varied at a gentle gradient. That is, as the disposed portion of the gap holding member passes through the region where the light intensity becomes 10% and approaches the condensing center, the use efficiency of light is abruptly lowered.

For example, when a case of disposing a spacer having a diameter of  $3\ \mu\text{m}$  in a region where the light intensity is 10% or less (for example, in Fig. 27, between  $6\ \mu\text{m}$  and  $9\ \mu\text{m}$ , and between  $-9\ \mu\text{m}$  and  $-6\ \mu\text{m}$ ) is compared with a case of disposing the spacer in a region where the light intensity becomes larger than 10% (in Fig. 27, between  $3\ \mu\text{m}$  and  $6\ \mu\text{m}$ , and between  $-6\ \mu\text{m}$  and  $-3\ \mu\text{m}$ ), the use efficiency of the latter is as low as a factor of not less than 6 times the former.

Thus, in the case where the gap holding member is disposed in the light condensing region of the microlens, it is preferable that the member is disposed within the region where the light

intensity is 10% or less. However, in the case where a light shielding region is narrow and the gap holding member projects from the light shielding region, or in the case where the gap holding member can not be disposed on the light shielding region because of design and manufacture, there is no problem if the portion projecting from the light shielding region is within the region where the light intensity is 10% or less.

Besides, when the disturbance of orientation of liquid crystal by the gap holding member, bonding accuracy, and spacer formation accuracy are taken into consideration, it is further desirable to dispose the gap holding member in the region where the light intensity is 5% or less.

As described above, when the gap holding member is disposed preferably in the region where the light intensity is 10% or less, more preferably in the region where the light intensity is 5% or less, it is possible to almost eliminate such disadvantages that contrast is lowered or a display image is disturbed by the disturbance of the orientation of the liquid crystal at the periphery of the gap holding member, and in the liquid crystal panel of the size of  $18\ \mu\text{m} \times 18\ \mu\text{m}$  as the pixel size of this embodiment, a difference in the contrast due to the presence of the gap holding member can not be substantially recognized.

In the case of this embodiment, as compared with the case shown in Fig. 2, a further improvement in the contrast was recognized. Thus, from the viewpoint of the improvement of the contrast, in the case where a region through which light is not transmitted is narrow, it is more desirable that the gap holding member is provided in a region where the light intensity becomes 1/10 or less or 1/20 or less relative to the condensing peak of the microlens.

Incidentally, the structure of this embodiment can be used together with the structure shown in Fig. 2. Besides, even in a structure where the microlens array is provided on the TFT substrate, it is desirable to dispose the gap holding member in accordance with the same rule.

(Embodiment 8)

In the present invention, a substrate or an insulating film directly formed on the substrate may be flattened by using CMP (Chemical Mechanical Polishing) polishing. The CMP polishing can be performed using a well-known method.

In this embodiment, polishing is performed using a mixture of a silica sol and an electrolyte solution. In the electrolyte solution, a pressure of  $100 \text{ kg/cm}^2$  is applied from a polishing pad to perform the polishing. The pressure at the polishing can be selected from the range of about  $50 \text{ kg/cm}^2$  to  $150 \text{ kg/cm}^2$ . Besides, the polishing is performed while a gap between the surface to be polished and the polishing pad is made  $0.1 \text{ }\mu\text{m}$ .

In this embodiment, since the substrate or the insulating film directly formed on the substrate is flattened by the above structure, two substrates of a liquid crystal panel can be controlled more uniformly at a cell gap of a desired value. Thus, even if the focal depth becomes shallow by making the microlens array minute, it becomes possible to suppress deterioration of display quality of a liquid crystal projector due to defects such as uneven display or uneven brightness.

As described above, according to the present invention, it becomes possible to dispose the gap holding members at desired positions through the foregoing structures. Besides, it becomes possible to control the cell gap more uniformly than the case where spherical spacers are used.

The gap holding member is formed over a contact portion between a pixel electrode of a pixel and a wiring (drain wiring) connected to a drain region of a pixel TFT. The contact portion between the pixel electrode and the drain wiring is not positioned at an opening portion of a pixel (region which is used for an actual display and through which visible light is transmitted). Besides, since the contact portion is distant from the region through which the visible light is transmitted to such a degree that the orientation of a liquid crystal material is not disturbed, the disturbance (disclination) of an image display is not easily produced.

Since it becomes possible to uniformly control the two substrates of a liquid crystal panel at





WHAT IS CLAIMED IS:

1. A liquid crystal panel comprising:

a first substrate;

a second substrate;

a liquid crystal provided between the first substrate and the second substrate;

a plurality of gap holding members provided between the first substrate and the second substrate; and

a microlens array including a plurality of microlenses, wherein

the microlens array is provided in the first substrate at a side opposite to the second substrate.

2. A liquid crystal panel comprising:

a first substrate including a plurality of pixel electrodes;

a second substrate including a counter electrode;

a liquid crystal;

a plurality of gap holding members; and

a microlens array including a plurality of microlenses, wherein:

the first substrate faces the second substrate through the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members; and

the microlens array is provided in the first substrate at a side opposite to the second substrate.

3. A liquid crystal panel comprising:

a first substrate including a plurality of pixel electrodes;  
 a second substrate including a counter electrode;  
 a liquid crystal;  
 a plurality of gap holding members; and  
 a microlens array including a plurality of microlenses, wherein:  
 the first substrate faces the second substrate through the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members; and  
 the microlens array is provided in the second substrate at a side opposite to the first substrate.

4. A liquid crystal panel comprising:

a first substrate including a plurality of pixel electrodes;  
 a second substrate including a counter electrode;  
 a liquid crystal;  
 a plurality of gap holding members; and  
 a microlens array including a plurality of microlenses, wherein:  
 the first substrate faces the second substrate through the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members; and  
 the microlens array is provided on a surface of the second substrate, the surface being opposite to a surface that faces the first substrate.

5. A liquid crystal panel comprising:

a first substrate including a plurality of pixel electrodes;  
 a second substrate including a counter electrode;

a liquid crystal;

a plurality of gap holding members; and

a microlens array including a plurality of microlenses, wherein:

the first substrate faces the second substrate through the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members; and

the microlens array is provided on a surface of the first substrate, the surface being opposite to a surface that faces the second substrate.

#### 6. A liquid crystal panel comprising:

a first substrate including a plurality of thin film transistors and a plurality of pixel electrodes;

a second substrate including a counter electrode;

a liquid crystal;

a plurality of gap holding members; and

a microlens array including a plurality of microlenses, wherein:

the first substrate faces the second substrate through the plurality of thin film transistors, the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members; and

the microlens array is provided in the first substrate at a side opposite to the second substrate.

#### 7. A liquid crystal panel comprising:

a first substrate including a plurality of thin film transistors and a plurality of pixel electrodes;

a second substrate including a counter electrode;

a liquid crystal;

a plurality of gap holding members; and

a microlens array including a plurality of microlenses, wherein:

the first substrate faces the second substrate through the plurality of thin film transistors, the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members; and

wherein the microlens array is provided in the second substrate at a side opposite to the first substrate.

#### 8. A liquid crystal panel comprising:

a first substrate including a plurality of thin film transistors and a plurality of pixel electrodes;

a second substrate including a counter electrode;

a liquid crystal;

a plurality of gap holding members; and

a microlens array including a plurality of microlenses, wherein:

the plurality of thin film transistors control potentials applied to the plurality of pixel electrodes;

the first substrate faces the second substrate through the plurality of thin film transistors, the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members;

the microlens array is provided on a surface of the second substrate, the surface being opposite to a surface that faces the first substrate; and

the plurality of microlenses are provided on one-on-one basis with respect to the plurality of pixels.

9. A liquid crystal panel comprising:

a first substrate including a plurality of thin film transistors and a plurality of pixel electrodes;

a second substrate including a counter electrode;

a liquid crystal;

a plurality of gap holding members; and

a microlens array including a plurality of microlenses, wherein:

the plurality of thin film transistors control potentials applied to the plurality of pixel electrodes;

the first substrate faces the second substrate through the plurality of thin film transistors, the plurality of pixel electrodes, the counter electrode, the liquid crystal, and the plurality of gap holding members;

the microlens array is provided on a surface of the first substrate, the surface being opposite to a surface that faces the second substrate; and

the plurality of microlenses are provided on one-on-one basis with respect to the plurality of pixels.

10. A liquid crystal panel according to any one of claims 6, wherein:

each of the plurality of thin film transistors includes a semiconductor film including a source region, a drain region, and a channel formation region;

the source regions or the drain regions of the plurality of thin film transistors are respectively

connected to the plurality of pixel electrodes at contact portions; and  
the plurality of gap holding members are provided over the contact portions.

11. A liquid crystal panel according to any one of claims 7, wherein:  
each of the plurality of thin film transistors includes a semiconductor film including a source region, a drain region, and a channel formation region;  
the source regions or the drain regions of the plurality of thin film transistors are respectively connected to the plurality of pixel electrodes at contact portions; and  
the plurality of gap holding members are provided over the contact portions.

12. A liquid crystal panel according to any one of claims 8, wherein:  
each of the plurality of thin film transistors includes a semiconductor film including a source region, a drain region, and a channel formation region;  
the source regions or the drain regions of the plurality of thin film transistors are respectively connected to the plurality of pixel electrodes at contact portions; and  
the plurality of gap holding members are provided over the contact portions.

13. A liquid crystal panel according to any one of claims 9, wherein:  
each of the plurality of thin film transistors includes a semiconductor film including a source region, a drain region, and a channel formation region;  
the source regions or the drain regions of the plurality of thin film transistors are respectively connected to the plurality of pixel electrodes at contact portions; and  
the plurality of gap holding members are provided over the contact portions.

14. A liquid crystal panel according to any one of claims 1, wherein each of the plurality of gap holding members has a shape selected from the group consisting of a circular column shape, an elliptical column shape, and a polygonal column shape.

15. A liquid crystal panel according to any one of claims 2, wherein each of the plurality of gap holding members has a shape selected from the group consisting of a circular column shape, an elliptical column shape, and a polygonal column shape.

16. A liquid crystal panel according to any one of claims 3, wherein each of the plurality of gap holding members has a shape selected from the group consisting of a circular column shape, an elliptical column shape, and a polygonal column shape.

17. A liquid crystal panel according to any one of claims 4, wherein each of the plurality of gap holding members has a shape selected from the group consisting of a circular column shape, an elliptical column shape, and a polygonal column shape.

18. A liquid crystal panel according to any one of claims 5, wherein each of the plurality of gap holding members has a shape selected from the group consisting of a circular column shape, an elliptical column shape, and a polygonal column shape.

19. A liquid crystal panel according to any one of claims 6, wherein each of the plurality of gap holding members has a shape selected from the group consisting of a circular column shape, an elliptical column shape, and a polygonal column shape.

20. A liquid crystal panel according to any one of claims 7, wherein each of the plurality of gap holding members has a shape selected from the group consisting of a circular column shape, an elliptical column shape, and a polygonal column shape.

21. A liquid crystal panel according to any one of claims 8, wherein each of the plurality of gap holding members has a shape selected from the group consisting of a circular column shape, an elliptical column shape, and a polygonal column shape.

22. A liquid crystal panel according to any one of claims 9, wherein each of the plurality of gap holding members has a shape selected from the group consisting of a circular column shape, an elliptical column shape, and a polygonal column shape.

23. A liquid crystal panel according to any one of claims 1, wherein a side of each of the plurality of gap holding members is taper-shaped.

24. A liquid crystal panel according to any one of claims 2, wherein a side of each of the plurality of gap holding members is taper-shaped.

25. A liquid crystal panel according to any one of claims 3, wherein a side of each of the plurality of gap holding members is taper-shaped.

26. A liquid crystal panel according to any one of claims 4, wherein a side of each of the plurality of gap holding members is taper-shaped.



27. A liquid crystal panel according to any one of claims 5, wherein a side of each of the plurality of gap holding members is taper-shaped.

28. A liquid crystal panel according to any one of claims 6, wherein a side of each of the plurality of gap holding members is taper-shaped.

29. A liquid crystal panel according to any one of claims 7, wherein a side of each of the plurality of gap holding members is taper-shaped.

30. A liquid crystal panel according to any one of claims 8, wherein a side of each of the plurality of gap holding members is taper-shaped.

31. A liquid crystal panel according to any one of claims 9, wherein a side of each of the plurality of gap holding members is taper-shaped.

32. A liquid crystal panel according to any one of claims 1, wherein each of the plurality of gap holding members contains a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

33. A liquid crystal panel according to any one of claims 2, wherein each of the plurality of gap holding members contains a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

34. A liquid crystal panel according to any one of claims 3, wherein each of the plurality of

gap holding members contains a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

35. A liquid crystal panel according to any one of claims 4, wherein each of the plurality of gap holding members contains a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

36. A liquid crystal panel according to any one of claims 5, wherein each of the plurality of gap holding members contains a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

37. A liquid crystal panel according to any one of claims 6, wherein each of the plurality of gap holding members contains a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

38. A liquid crystal panel according to any one of claims 7, wherein each of the plurality of gap holding members contains a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

39. A liquid crystal panel according to any one of claims 8, wherein each of the plurality of gap holding members contains a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

40. A liquid crystal panel according to any one of claims 9, wherein each of the plurality of

gap holding members contains a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

41. A liquid crystal panel according to any one of claims 1, wherein each of the plurality of gap holding members contains one of an ultraviolet ray curing resin and a thermosetting resin.

42. A liquid crystal panel according to any one of claims 2, wherein each of the plurality of gap holding members contains one of an ultraviolet ray curing resin and a thermosetting resin.

43. A liquid crystal panel according to any one of claims 3, wherein each of the plurality of gap holding members contains one of an ultraviolet ray curing resin and a thermosetting resin.

44. A liquid crystal panel according to any one of claims 4, wherein each of the plurality of gap holding members contains one of an ultraviolet ray curing resin and a thermosetting resin.

45. A liquid crystal panel according to any one of claims 5, wherein each of the plurality of gap holding members contains one of an ultraviolet ray curing resin and a thermosetting resin.

46. A liquid crystal panel according to any one of claims 6, wherein each of the plurality of gap holding members contains one of an ultraviolet ray curing resin and a thermosetting resin.

47. A liquid crystal panel according to any one of claims 7, wherein each of the plurality of gap holding members contains one of an ultraviolet ray curing resin and a thermosetting resin.

48. A liquid crystal panel according to any one of claims 8, wherein each of the plurality of gap holding members contains one of an ultraviolet ray curing resin and a thermosetting resin.

49. A liquid crystal panel according to any one of claims 9, wherein each of the plurality of gap holding members contains one of an ultraviolet ray curing resin and a thermosetting resin.

50. A liquid crystal panel according to any one of claims 1, wherein the liquid crystal panel sizes diagonally 1 inch or less.

51. A liquid crystal panel according to any one of claims 2, wherein the liquid crystal panel sizes diagonally 1 inch or less.

52. A liquid crystal panel according to any one of claims 3, wherein the liquid crystal panel sizes diagonally 1 inch or less.

53. A liquid crystal panel according to any one of claims 4, wherein the liquid crystal panel sizes diagonally 1 inch or less.

54. A liquid crystal panel according to any one of claims 5, wherein the liquid crystal panel sizes diagonally 1 inch or less.

55. A liquid crystal panel according to any one of claims 6, wherein the liquid crystal panel sizes diagonally 1 inch or less.

56. A liquid crystal panel according to any one of claims 7, wherein the liquid crystal panel sizes diagonally 1 inch or less.

57. A liquid crystal panel according to any one of claims 8, wherein the liquid crystal panel sizes diagonally 1 inch or less.

58. A liquid crystal panel according to any one of claims 9, wherein the liquid crystal panel sizes diagonally 1 inch or less.

59. A liquid crystal panel according to any one of claims 1, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/10 or less of a condensing peak of the microlens.

60. A liquid crystal panel according to any one of claims 2, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/10 or less of a condensing peak of the microlens.

61. A liquid crystal panel according to any one of claims 3, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/10 or less of a condensing peak of the microlens.

62. A liquid crystal panel according to any one of claims 4, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/10 or less of a condensing peak of the microlens.

63. A liquid crystal panel according to any one of claims 5, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/10 or less of a condensing peak of the microlens.

64. A liquid crystal panel according to any one of claims 6, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/10 or less of a condensing peak of the microlens.

65. A liquid crystal panel according to any one of claims 7, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/10 or less of a condensing peak of the microlens.

66. A liquid crystal panel according to any one of claims 8, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/10 or less of a condensing peak of the microlens.

67. A liquid crystal panel according to any one of claims 9, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/10 or less of a condensing peak of the microlens.

68. A liquid crystal panel according to any one of claims 1, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/20 or less of a condensing peak of the microlens.

69.A liquid crystal panel according to any one of claims 2, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/20 or less of a condensing peak of the microlens.

70.A liquid crystal panel according to any one of claims 3, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/20 or less of a condensing peak of the microlens.

71.A liquid crystal panel according to any one of claims 4, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/20 or less of a condensing peak of the microlens.

72.A liquid crystal panel according to any one of claims 5, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/20 or less of a condensing peak of the microlens.

73.A liquid crystal panel according to any one of claims 6, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/20 or less of a condensing peak of the microlens.

74.A liquid crystal panel according to any one of claims 7, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/20 or less of a condensing peak of the microlens.

75.A liquid crystal panel according to any one of claims 8, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/20 or less of a condensing peak of the microlens.

76.A liquid crystal panel according to any one of claims 9, wherein the plurality of gap holding members are provided in a region where light intensity becomes 1/20 or less of a condensing peak of the microlens.

77. A liquid crystal projector comprising:

a white light source;

splitting means for splitting white light emitted from the white light source into a plurality of lights having different colors;

a plurality of liquid crystal panels respectively corresponding to the plurality of lights;

first optical means for irradiating the plurality of lights to the plurality of corresponding liquid crystal panels; and

second optical means for condensing a plurality of transmitted lights transmitted through the plurality of liquid crystal panels, wherein:

at least one of the plurality of liquid crystal panels includes a first substrate and a second substrate;

the plurality of lights are irradiated from a side of the second substrate to the liquid crystal panel;

a plurality of gap holding members are provided between the first substrate and the second substrate; and

a microlens array is provided at a side of the second substrate where the plurality of lights are



irradiated.

78. A liquid crystal projector comprising:

a white light source;

splitting means for splitting white light emitted from the white light source into a plurality of lights having different colors;

a plurality of liquid crystal panels respectively corresponding to the plurality of lights;

first optical means for irradiating the plurality of lights to the plurality of corresponding liquid crystal panels; and

second optical means for condensing a plurality of transmitted lights transmitted through the plurality of liquid crystal panels, wherein:

at least one of the plurality of liquid crystal panels includes a first substrate and a second substrate;

the plurality of lights are irradiated from a side of the second substrate to the liquid crystal panel;

a plurality of pixels are provided on the first substrate;

each of the plurality of pixels includes a pixel electrode and a thin film transistor connected to the pixel electrode;

a plurality of gap holding members are provided between the first substrate and the second substrate;

a microlens array is provided at a side of the second substrate where the plurality of lights are irradiated; and

a plurality of microlenses included in the microlens array are provided on one-on-one basis with respect to the plurality of pixels.

79. A liquid crystal projector comprising:

a white light source;

splitting means for splitting white light emitted from the white light source into a plurality of lights having different colors;

a plurality of liquid crystal panels respectively corresponding to the plurality of lights;

first optical means for irradiating the plurality of lights to the plurality of corresponding liquid crystal panels; and

second optical means for condensing a plurality of transmitted lights transmitted through the plurality of liquid crystal panels, wherein:

at least one of the plurality of liquid crystal panels includes a first substrate and a second substrate;

the plurality of lights are irradiated from a side of the second substrate to the liquid crystal panel;

a pixel portion including a plurality of pixels is provided on the first substrate;

each of the plurality of pixels includes a pixel electrode and a thin film transistor connected to the pixel electrode;

a plurality of gap holding members are provided between the pixel portion and the second substrate;

a microlens array is provided at a side of the second substrate where the plurality of lights are irradiated; and

a plurality of microlenses included in the microlens array are provided on one-on-one basis with respect to the plurality of pixels.

80. A liquid crystal projector according to claim 78, wherein:

the thin film transistor included in each of the plurality of pixels includes a semiconductor film including a source region, a drain region, and a channel formation region;

the source regions or the drain regions are respectively connected to the plurality of pixel electrodes at contact portions; and

the plurality of gap holding members are provided over the contact portions.

81. A liquid crystal projector according to claim 79, wherein:

the thin film transistor included in each of the plurality of pixels includes a semiconductor film including a source region, a drain region, and a channel formation region;

the source regions or the drain regions are respectively connected to the plurality of pixel electrodes at contact portions; and

the plurality of gap holding members are provided over the contact portions.

82. A liquid crystal projector according to any one of claims 77, wherein each of the plurality of gap holding members has a shape selected from the group consisting of a circular column shape, an elliptical column shape, and a polygonal column shape.

83. A liquid crystal projector according to any one of claims 78, wherein each of the plurality of gap holding members has a shape selected from the group consisting of a circular column shape, an elliptical column shape, and a polygonal column shape.

84. A liquid crystal projector according to any one of claims 79, wherein each of the plurality of gap holding members has a shape selected from the group consisting of a circular column shape, an elliptical column shape, and a polygonal column shape.

85. A liquid crystal projector according to any one of claims 77, wherein a side of each of the plurality of gap holding members is taper-shaped.

86. A liquid crystal projector according to any one of claims 78, wherein a side of each of the plurality of gap holding members is taper-shaped.

87. A liquid crystal projector according to any one of claims 79, wherein a side of each of the plurality of gap holding members is taper-shaped.

88. A liquid crystal projector according to any one of claims 77, wherein each of the plurality of gap holding members contains a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

89. A liquid crystal projector according to any one of claims 78, wherein each of the plurality of gap holding members contains a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

90. A liquid crystal projector according to any one of claims 79, wherein each of the plurality of gap holding members contains a material selected from the group consisting of polyimide, acryl, polyamide, polyimidoamide, and epoxy resin.

91. A liquid crystal projector according to any one of claims 77, wherein each of the plurality of gap holding members contains one of an ultraviolet ray curing resin and a thermosetting resin.

92. A liquid crystal projector according to any one of claims 78, wherein each of the plurality of gap holding members contains one of an ultraviolet ray curing resin and a thermosetting resin.

93. A liquid crystal projector according to any one of claims 79, wherein each of the plurality of gap holding members contains one of an ultraviolet ray curing resin and a thermosetting resin.

94. A liquid crystal projector according to any one of claims 77, wherein the liquid crystal panel sizes diagonally 1 inch or less.

95. A liquid crystal projector according to any one of claims 78, wherein the liquid crystal panel sizes diagonally 1 inch or less.

96. A liquid crystal projector according to any one of claims 79, wherein the liquid crystal panel sizes diagonally 1 inch or less.

## ABSTRACT OF THE DISCLOSURE

There is provided a liquid crystal panel in which the brightness of an image is high, and deterioration in display quality due to defects such as uneven display or uneven brightness is suppressed. The liquid crystal panel includes a pixel portion including a plurality of thin film transistors and pixel electrodes formed on a first substrate, a second substrate, a liquid crystal and gap holding members provided between the first substrate and the second substrate, and a microlens array including a plurality of microlenses and provided on a surface of the second substrate, the surface being opposite to the first substrate.




Fig.1A




Fig.1B

Fig.2






Fig.3




Fig. 3

Fig.4





Fig.5






Fig. 6A





Fig. 6B

Fig.7






Fig.8A




Fig.8B




Fig.8C




Fig.8D




Fig.9A




Fig.9B




Fig.9C





Fig.9D

Fig.10








Fig. 11A





Fig. 11B

Fig.12



(1) (1)  
 (2) (2)  
 (3) (3)  
 (4) (4)  
 (5) (5)  
 (6) (6)  
 (7) (7)  
 (8) (8)  
 (9) (9)  
 (10) (10)  
 (11) (11)  
 (12) (12)  
 (13) (13)  
 (14) (14)  
 (15) (15)  
 (16) (16)  
 (17) (17)  
 (18) (18)  
 (19) (19)  
 (20) (20)  
 (21) (21)  
 (22) (22)  
 (23) (23)  
 (24) (24)  
 (25) (25)  
 (26) (26)  
 (27) (27)  
 (28) (28)  
 (29) (29)  
 (30) (30)  
 (31) (31)  
 (32) (32)  
 (33) (33)  
 (34) (34)  
 (35) (35)  
 (36) (36)  
 (37) (37)  
 (38) (38)  
 (39) (39)  
 (40) (40)  
 (41) (41)  
 (42) (42)  
 (43) (43)  
 (44) (44)  
 (45) (45)  
 (46) (46)  
 (47) (47)  
 (48) (48)  
 (49) (49)  
 (50) (50)  
 (51) (51)  
 (52) (52)  
 (53) (53)  
 (54) (54)  
 (55) (55)  
 (56) (56)  
 (57) (57)  
 (58) (58)  
 (59) (59)  
 (60) (60)  
 (61) (61)  
 (62) (62)  
 (63) (63)  
 (64) (64)  
 (65) (65)  
 (66) (66)  
 (67) (67)  
 (68) (68)  
 (69) (69)  
 (70) (70)  
 (71) (71)  
 (72) (72)  
 (73) (73)  
 (74) (74)  
 (75) (75)  
 (76) (76)  
 (77) (77)  
 (78) (78)  
 (79) (79)  
 (80) (80)  
 (81) (81)  
 (82) (82)  
 (83) (83)  
 (84) (84)  
 (85) (85)  
 (86) (86)  
 (87) (87)  
 (88) (88)  
 (89) (89)  
 (90) (90)  
 (91) (91)  
 (92) (92)  
 (93) (93)  
 (94) (94)  
 (95) (95)  
 (96) (96)  
 (97) (97)  
 (98) (98)  
 (99) (99)  
 (100) (100)

Fig.13




Fig.14




Fig.15




Fig.16




Fig.17





Fig.18








Fig. 19A




Fig. 19B




Fig. 19C




Fig. 19D




Fig.20A




Fig.20B




Fig.20C




Fig.20D




Fig. 21A




Fig. 21B




Fig. 21C




Fig. 21D




Fig.22A




Fig.22B




Fig.22C




Fig.22D




Fig.23A




Fig.23B




Fig.23C




Fig. 24A




Fig. 24B




Fig. 24C




Fig.25A




Fig.25B





Fig.25C


Fig.26



0.1  
0.2  
0.3  
0.4  
0.5  
0.6  
0.7  
0.8  
0.9  
1.0  
1.1  
1.2  
1.3  
1.4  
1.5  
1.6  
1.7  
1.8  
1.9  
2.0  
2.1  
2.2  
2.3  
2.4  
2.5  
2.6  
2.7  
2.8  
2.9  
3.0  
3.1  
3.2  
3.3  
3.4  
3.5  
3.6  
3.7  
3.8  
3.9  
4.0  
4.1  
4.2  
4.3  
4.4  
4.5  
4.6  
4.7  
4.8  
4.9  
5.0  
5.1  
5.2  
5.3  
5.4  
5.5  
5.6  
5.7  
5.8  
5.9  
6.0  
6.1  
6.2  
6.3  
6.4  
6.5  
6.6  
6.7  
6.8  
6.9  
7.0  
7.1  
7.2  
7.3  
7.4  
7.5  
7.6  
7.7  
7.8  
7.9  
8.0  
8.1  
8.2  
8.3  
8.4  
8.5  
8.6  
8.7  
8.8  
8.9  
9.0  
9.1  
9.2  
9.3  
9.4  
9.5  
9.6  
9.7  
9.8  
9.9  
10.0



Fig.27



# Declaration and Power of Attorney For Patent Application

## 特許出願宣言書及び委任状

### Japanese Language Declaration

#### 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者(下記の氏名が一つの場合)もしくは最初かつ共同発明者であると(下記の名称が複数の場合)信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

LIQUID CRYSTAL PANEL AND  
LIQUID CRYSTAL PROJECTOR

上記発明の明細書(下記の欄で×印がついていない場合は、本書に添付)は、

The specification of which is attached hereto unless the following box is checked:

☐ 月 日に提出され、米国出願番号または特許協定条約国際出願番号を \_\_\_\_\_ とし、  
(該当する場合) \_\_\_\_\_ に訂正されました。

☐ was filed on \_\_\_\_\_ as  
United States Application Number or PCT  
International Application Number  
\_\_\_\_\_ and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第 37 編第 1 条 56 項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

# Japanese Language Declaration (日本語宣言書)

私は、米国法典第 35 編 119 条(a)-(d)項又は 365 条(b)項に基づき下記の、米国以外の国の少なくとも一カ国を指定している特許協力条約 365(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

## Prior Foreign Application(s)

外国での先行出願

## Priority Not Claimed

優先権主張なし

11-339056 (Number) (番号)	Japan (Country) (国名)	November 30, 1999 (Day/Month/Year Filed) (出願年月日)	<input type="checkbox"/>
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願年月日)	<input type="checkbox"/>
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願年月日)	<input type="checkbox"/>

私は、第 35 編米国法典 119 条(c)項に基づいて下記の米国外特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119(c) of any United States provisional application(s) listed below.

(Application No.) (出願番号)	(Filing Date) (出願日)	(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------	-----------------------------	------------------------

私は、下記の米国法典第 35 編 120 条に基づいて下記の米国外特許出願に記載された権利、又は米国を指定している特許協力条約 365 条(c)に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典代 35 編 112 条第 1 項又は特許協力条約で規定された方法で先行する米国外特許出願に開示されていない限り、その先行米国外出願提出日以降で本出願書の日本国内または特許協力条約国際提出日まで期間中に入手された、連邦規制法典第 37 編 1 条 56 項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Application No.) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況: 特許許可済、継続中、放棄済)
-----------------------------	------------------------	---

(Application No.) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況: 特許許可済、継続中、放棄済)
(Application No.) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況: 特許許可済、継続中、放棄済)
(Application No.) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況: 特許許可済、継続中、放棄済)
(Application No.) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況: 特許許可済、継続中、放棄済)
(Application No.) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況: 特許許可済、継続中、放棄済)
(Application No.) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況: 特許許可済、継続中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行う表明が真実であり、かつ私の入手した情報と私の信じることに基く表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第 18 編第 1001 条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行えば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

# Japanese Language Declaration (日本語宣言書)

委任状: 私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁護士または代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

Daniel W. Sixbey (No. 20, 932)  
Charles M. Leedom, Jr. (Reg. No. 26, 477)  
David S. Safran (Reg. No. 27, 997)  
Donald R. Studebaker (Reg. No. 32, 815)  
Tim L. Brackett (Reg. No. 36, 092)  
Robert M. Schulman (Reg. No. 31, 196)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number).

Stuart J. Friedman (Reg. No. 24, 312)  
Gerald J. Ferguson, Jr. (Reg. No. 23, 016)  
Thomas W. Cole (Reg. No. 28, 290)  
Jeffrey L. Costellia (Reg. No. 35, 483)  
Eric J. Robinson (Reg. No. 38, 285)  
Thomas M. Blasey (Reg. No. 33, 475)  
Daniel S. Song (Reg. No. 43, 143)

ここに署名する者は、この申請に関して米国特許商標局においてなされるべき如何なる行動に関しても、ここに指名された米国弁護士または代理人が、米国弁護士または代理人とここに署名した者との間で直接の連絡を取ることにし、  
からの指示を受け入れ  
てそれに従う権限を与える。指示を出す人物に変更がある場合は、ここに指名された米国弁護士または代理人は、ここに署名した者からその旨通知を受ける。

The undersigned hereby authorizes any U. S. attorney or agent named herein to accept and follow instructions from \_\_\_\_\_ as to any action to be taken in the Patent and Trademark Office regarding this application without direct communication between the U. S. attorney or agent and the undersigned. In the event of a change in the persons from whom instructions may be taken, the U. S. attorneys or agents named herein will be so notified by the undersigned.


書類送付先

Send Correspondence to:

Nixon Peabody LLP.  
8180 Greensboro Drive  
Suite 800  
McLean, VA 22102

直接電話連絡先: (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)  
Mr. Eric J. Robinson  
(703) 790-9110

唯一または第一発明者名	Full name of sole or first inventor Shunpei YAMAZAKI
発明者の署名	Inventor's signature 
住所	Residence Tokyo, Japan
国籍	Citizenship Japanese
私書箱	Post Office Address c/o Semiconductor Energy Laboratory Co., Ltd. 398, Hase, Atsugi-shi, Kanagawa-ken 243-0036 Japan

Date  
11/16/2000

第二共同発明者名	Full name of second joint inventor, if any Jun KOYAMA		
第二共同発明者の署名	日付	Second inventor's signature	Date
		<i>Jun Koyama</i>	11/15/2000
住所	Residence Kanagawa, Japan		
国籍	Citizenship Japanese		
私書箱	Post Office Address c/o Semiconductor Energy Laboratory Co., Ltd. 398, Hase, Atsugi-shi, Kanagawa-ken 243-0036 Japan		

第三共同発明者名	Full name of third joint inventor, if any Kazuhiko TAMAI		
第三共同発明者の署名	日付	Third inventor's signature	Date
		<i>Kazuhiko Tamai</i>	11/8/2000
住所	Residence Nara, Japan		
国籍	Citizenship Japanese		
私書箱	Post Office Address c/o Sharp Kabushiki Kaisha. 22-22, Nagaike-cho, Abeno-ku, Osaka-shi, Osaka 545-0013 Japan		

第四共同発明者名	Full name of fourth joint inventor, if any Yutaka TAKAFUJI		
第四共同発明者の署名	日付	Fourth inventor's signature	Date
		<i>Yutaka Takafuji</i>	11/8/2000
住所	Residence Nara, Japan		
国籍	Citizenship Japanese		
私書箱	Post Office Address c/o Sharp Kabushiki Kaisha. 22-22, Nagaike-cho, Abeno-ku, Osaka-shi, Osaka 545-0013 Japan		